{"id":"https://openalex.org/W2119042407","doi":"https://doi.org/10.1109/dftvs.2003.1250132","title":"An FFT approximation technique suitable for on-chip generation and analysis of sinusoidal signals","display_name":"An FFT approximation technique suitable for on-chip generation and analysis of sinusoidal signals","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2119042407","doi":"https://doi.org/10.1109/dftvs.2003.1250132","mag":"2119042407"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031863054","display_name":"John M. Emmert","orcid":"https://orcid.org/0000-0002-6074-535X"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Emmert","raw_affiliation_strings":["Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027334673","display_name":"J.A. Cheatham","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Cheatham","raw_affiliation_strings":["Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050849731","display_name":"Badhri Jagannathan","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Badhri Jagannathan","raw_affiliation_strings":["Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000207313","display_name":"Sandeep Umarani","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Umarani","raw_affiliation_strings":["Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Lab, Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I19648265"],"apc_list":null,"apc_paid":null,"fwci":4.1886,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93882116,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.875137209892273},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.634933352470398},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6035731434822083},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5920448303222656},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4959484040737152},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4935218095779419},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48342573642730713},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4546447694301605},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4215732216835022},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3976224660873413},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3088375926017761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25313445925712585},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16692852973937988},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1448768675327301},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10200586915016174}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.875137209892273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.634933352470398},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6035731434822083},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5920448303222656},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4959484040737152},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4935218095779419},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48342573642730713},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4546447694301605},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4215732216835022},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3976224660873413},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3088375926017761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25313445925712585},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16692852973937988},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1448768675327301},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10200586915016174},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2003.1250132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6100000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W26933160","https://openalex.org/W181306761","https://openalex.org/W1525243411","https://openalex.org/W2035869188","https://openalex.org/W2084128131","https://openalex.org/W2092115009"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2984236338","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790"],"abstract_inverted_index":{"Signal":[0],"generation":[1,86],"and":[2,12,46,87,152,163,165],"analysis":[3,17],"are":[4,167],"an":[5,76,160,173],"important":[6],"part":[7],"of":[8,18,22,35,52,68],"BIST":[9,84],"for":[10,81,106,128,136,182],"analog":[11,26],"mixed-signal":[13],"systems.":[14],"An":[15],"accurate":[16],"the":[19,43,50,66,95,99,123,129,170],"spectral":[20,83],"content":[21],"signals":[23],"produced":[24,97],"by":[25,98],"components":[27],"can":[28],"be":[29],"accomplished":[30],"with":[31,111,141],"a":[32,36,54,107,112,137,142,155,176],"digital":[33],"implementation":[34],"fast":[37],"Fourier":[38],"transform":[39],"(FFT)":[40],"algorithm.":[41],"In":[42,71],"past,":[44],"size":[45],"speed":[47],"have":[48,149],"limited":[49],"application":[51],"such":[53],"technique":[55,79,101,131,171],"to":[56,65],"off-chip":[57,161],"test":[58],"equipment":[59],"or":[60],"DSP":[61],"chips":[62],"(primarily":[63],"due":[64],"number":[67],"multiplication":[69],"operations).":[70],"this":[72],"paper,":[73],"we":[74,92,120,166],"present":[75],"FFT":[77,110,140],"approximation":[78,100,130],"suitable":[80],"on-chip":[82],"signal":[85,90,118],"analysis.":[88],"For":[89,117],"generation,":[91],"show":[93,121],"that":[94,122],"noise":[96],"is":[102,132],"under":[103,133],"24.74":[104],"dB":[105,135],"256":[108,138],"point":[109,114,139,144],"32":[113,143],"approximate":[115,145],"kernel.":[116,146],"analysis,":[119],"instantaneous":[124],"dynamic":[125],"range":[126],"(IDR)":[127],"21.80":[134],"Our":[147],"techniques":[148],"been":[150],"implemented":[151],"demonstrated":[153],"on":[154,172],"Xilinx":[156],"Virtex-II":[157],"FPGA":[158],"using":[159,175],"ADC":[162],"DAC,":[164],"currently":[168],"implementing":[169],"ASIC":[174],"0.13":[177],"/spl":[178],"mu/m":[179],"SiGe":[180],"process":[181],"2-16":[183],"GHz":[184],"applications.":[185]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}