{"id":"https://openalex.org/W2170285779","doi":"https://doi.org/10.1109/dftvs.2003.1250131","title":"Reducing test power, time and data volume in SoC testing using selective trigger scan architecture","display_name":"Reducing test power, time and data volume in SoC testing using selective trigger scan architecture","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2170285779","doi":"https://doi.org/10.1109/dftvs.2003.1250131","mag":"2170285779"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113340763","display_name":"S. Sharifi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Sharifi","raw_affiliation_strings":["Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028453617","display_name":"M. Hosseinabadi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Hosseinabadi","raw_affiliation_strings":["Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015845952","display_name":"Pedram A. Riahi","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]},{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR","US"],"is_corresponding":false,"raw_author_name":"P. Riahi","raw_affiliation_strings":["Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Z. Navabi","raw_affiliation_strings":["Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.236,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77943468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"352","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.741805911064148},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6873248815536499},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.6710000038146973},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6538095474243164},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5612265467643738},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5259939432144165},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5129032135009766},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5123196840286255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505005419254303},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4924129247665405},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.43047022819519043},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4158332943916321},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3773098587989807},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33316415548324585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19201737642288208},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16045120358467102},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07757055759429932}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.741805911064148},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6873248815536499},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.6710000038146973},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6538095474243164},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5612265467643738},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5259939432144165},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5129032135009766},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5123196840286255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505005419254303},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4924129247665405},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.43047022819519043},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4158332943916321},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3773098587989807},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33316415548324585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19201737642288208},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16045120358467102},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07757055759429932},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2003.1250131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2080510479","https://openalex.org/W2106182768","https://openalex.org/W2106303764","https://openalex.org/W2107800433","https://openalex.org/W2122955150","https://openalex.org/W2133769728","https://openalex.org/W2166054244","https://openalex.org/W2752885492","https://openalex.org/W6676109901","https://openalex.org/W6684487061","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W1606802855","https://openalex.org/W2149211345","https://openalex.org/W2624668974","https://openalex.org/W3121464923","https://openalex.org/W2806771822","https://openalex.org/W2163486680","https://openalex.org/W4230966676"],"abstract_inverted_index":{"Time,":[0],"power":[1],"and":[2,47,69,80,99],"data":[3,56,100],"volume":[4],"are":[5],"among":[6],"the":[7,44,49,72,85],"most":[8],"challenging":[9],"problems":[10,18],"in":[11,23,32,43,90,94],"test":[12,73,93],"of":[13,55,87,96],"system-on-chip":[14],"(SoC)":[15],"devices.":[16],"These":[17],"become":[19],"even":[20],"more":[21],"important":[22],"scan-based":[24],"test.":[25],"The":[26,53],"selective":[27],"trigger":[28],"scan":[29,50],"architecture":[30,39,61,89],"introduced":[31],"this":[33,58,88],"paper":[34],"addresses":[35],"these":[36],"problems.":[37],"This":[38],"reduces":[40],"switching":[41],"activity":[42,60],"circuit-under-test":[45],"(CUT)":[46],"increases":[48],"clock":[51],"frequency.":[52],"format":[54],"for":[57],"reduced":[59],"enables":[62],"us":[63],"to":[64],"perform":[65],"a":[66],"good":[67],"compression":[68],"further":[70],"reduce":[71],"time.":[74],"Our":[75],"experiments":[76],"on":[77],"ISCAS":[78],"85":[79],"89":[81],"benchmark":[82],"circuits":[83],"show":[84],"effectiveness":[86],"improving":[91],"SoC":[92],"terms":[95],"power,":[97],"time":[98],"volume.":[101]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}