{"id":"https://openalex.org/W2097839856","doi":"https://doi.org/10.1109/dftvs.2003.1250125","title":"A monolithic spectral BIST technique for control or test of analog or mixed-signal circuits","display_name":"A monolithic spectral BIST technique for control or test of analog or mixed-signal circuits","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2097839856","doi":"https://doi.org/10.1109/dftvs.2003.1250125","mag":"2097839856"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031863054","display_name":"John M. Emmert","orcid":"https://orcid.org/0000-0002-6074-535X"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Emmert","raw_affiliation_strings":["Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027334673","display_name":"J.A. Cheatham","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Cheatham","raw_affiliation_strings":["Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050849731","display_name":"Badhri Jagannathan","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Badhri Jagannathan","raw_affiliation_strings":["Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000207313","display_name":"Sandeep Umarani","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Umarani","raw_affiliation_strings":["Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Design Automation and Test Laboratory Department of Electrical Engineering, Wright State University, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I19648265"],"apc_list":null,"apc_paid":null,"fwci":0.206,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.40040062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"303","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5726543664932251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5513942241668701},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5490248799324036},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.49462029337882996},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4562701880931854},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.4548646807670593},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4496498703956604},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.34747743606567383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2825399935245514},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2551668882369995},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11672386527061462}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5726543664932251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5513942241668701},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5490248799324036},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.49462029337882996},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4562701880931854},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.4548646807670593},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4496498703956604},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.34747743606567383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2825399935245514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2551668882369995},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11672386527061462},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2003.1250125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W81378857","https://openalex.org/W1494738794","https://openalex.org/W1554885925","https://openalex.org/W1555400249","https://openalex.org/W1577091707","https://openalex.org/W1595368737","https://openalex.org/W1914871464","https://openalex.org/W2000046601","https://openalex.org/W2082127364","https://openalex.org/W2084128131","https://openalex.org/W2096701765","https://openalex.org/W2101334499","https://openalex.org/W2101752872","https://openalex.org/W2104554794","https://openalex.org/W2124517079","https://openalex.org/W2126554652","https://openalex.org/W2129748997","https://openalex.org/W2135331669","https://openalex.org/W2139365850","https://openalex.org/W2141492992","https://openalex.org/W2218762266","https://openalex.org/W2537264164","https://openalex.org/W6634684381"],"related_works":["https://openalex.org/W3102847316","https://openalex.org/W2165367082","https://openalex.org/W3172386668","https://openalex.org/W2045392317","https://openalex.org/W2128178765","https://openalex.org/W2185349977","https://openalex.org/W2132772730","https://openalex.org/W2368609622","https://openalex.org/W2119670668","https://openalex.org/W1974504570"],"abstract_inverted_index":{"Intelligent":[0],"radio":[1],"frequency":[2,68,78],"(RF)":[3],"front":[4],"ends":[5],"make":[6],"use":[7,124,156],"of":[8,18,51,69,111,218],"MMIC":[9],"and":[10,28,45,64,87,113,137,185,196,198],"MEMS":[11],"devices":[12],"to":[13,20,43,62,75,92,149,157],"provide":[14,46],"a":[15,70,188,209],"limited":[16],"range":[17],"programmability":[19],"what":[21],"have":[22,182],"historically":[23],"been":[24,183],"fixed":[25],"resistive,":[26],"capacitive,":[27],"inductive":[29],"impedance":[30],"matching":[31],"networks.":[32],"Many":[33],"BIST":[34],"methods":[35],"for":[36,48,107,133],"mixed-signal":[37,105,117],"systems":[38,118],"can":[39,59,79,89],"also":[40,171],"be":[41,60,81,90],"used":[42,61],"monitor":[44],"feedback":[47],"the":[49,66,76,85,95,109,131,145,173,203],"control":[50],"such":[52],"RF":[53,114],"systems.":[54],"For":[55],"example,":[56],"spectral":[57,103],"techniques":[58,128,181],"analyze":[63,150],"determine":[65],"center":[67,77],"bandpass":[71],"filter.":[72,96],"Information":[73],"relative":[74],"then":[80],"fed":[82],"back":[83],"into":[84],"system,":[86],"adjustments":[88],"made":[91],"fine":[93],"tune":[94],"In":[97,120],"this":[98],"paper,":[99],"we":[100,123,155,170,199],"outline":[101],"our":[102,121],"based,":[104],"approach":[106,122],"monitoring":[108],"health":[110],"analog":[112,151],"components":[115],"in":[116],"on-chip.":[119],"well":[125],"known":[126],"DSP":[127],"based":[129],"an":[130,165,193,206],"FFT":[132],"on-chip":[134,166],"signal":[135],"generation":[136],"analysis.":[138],"We":[139],"reduce":[140,172],"required":[141,176],"hardware":[142],"by":[143],"using":[144,192,208],"same":[146],"functional":[147,167],"block":[148],"output":[152],"signals":[153],"that":[154],"generate":[158],"m":[159],"tone":[160],"stimulus":[161],"signals.":[162],"By":[163],"providing":[164],"test":[168,174],"capability,":[169],"time":[175],"on":[177,187,205],"expensive":[178],"ATE.":[179],"Our":[180],"prototyped":[184],"demonstrated":[186],"Xilinx":[189],"Virtex-II":[190],"FPGA":[191],"off-chip":[194],"ADC":[195],"DAC,":[197],"are":[200],"currently":[201],"implementing":[202],"technique":[204],"ASIC":[207],"0.13":[210],"/spl":[211],"mu/m":[212],"process":[213],"with":[214],"target":[215],"execution":[216],"speeds":[217],"2-16":[219],"GHz.":[220]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}