{"id":"https://openalex.org/W2140411138","doi":"https://doi.org/10.1109/dftvs.2002.1173538","title":"Neural networks-based parametric testing of analog IC","display_name":"Neural networks-based parametric testing of analog IC","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2140411138","doi":"https://doi.org/10.1109/dftvs.2002.1173538","mag":"2140411138"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030204131","display_name":"Viera Stopjakov\u00e1","orcid":"https://orcid.org/0000-0002-0010-8965"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"V. Stopjakova","raw_affiliation_strings":["Slovak University of Technology, Bratislava, Slovakia","Slovak Tech. Univ., Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Slovak Tech. Univ., Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048999879","display_name":"Daniel Micusik","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"D. Micusik","raw_affiliation_strings":["Slovak University of Technology, Bratislava, Slovakia","Slovak Tech. Univ., Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Slovak Tech. Univ., Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002021863","display_name":"\u013dubica Be\u0148u\u0161kov\u00e1","orcid":"https://orcid.org/0000-0001-9804-0286"},"institutions":[{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"id":"https://openalex.org/I74788687","display_name":"Comenius University Bratislava","ror":"https://ror.org/0587ef340","country_code":"SK","type":"education","lineage":["https://openalex.org/I74788687"]},{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["SK","US"],"is_corresponding":false,"raw_author_name":"L. Benuskova","raw_affiliation_strings":["Institute of Informatics, Comenius University, Bratislava, Slovakia","University of Rochester"],"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Comenius University, Bratislava, Slovakia","institution_ids":["https://openalex.org/I74788687","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Margala","raw_affiliation_strings":["University of Rochester, Rochester, NY, USA","University of Rochester"],"affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030204131"],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":0.3541,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.65876769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"408","last_page":"416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7249634265899658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7203221321105957},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6529051661491394},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5734384059906006},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5606154203414917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5469761490821838},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5410780310630798},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5253666639328003},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.47349128127098083},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.45357075333595276},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.4342584013938904},{"id":"https://openalex.org/keywords/biological-neural-network","display_name":"Biological neural network","score":0.41905906796455383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3286234736442566},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2726660370826721},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20131486654281616},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13365402817726135},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.1092662513256073},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07331860065460205}],"concepts":[{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7249634265899658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7203221321105957},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6529051661491394},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5734384059906006},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5606154203414917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5469761490821838},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5410780310630798},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5253666639328003},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.47349128127098083},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.45357075333595276},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.4342584013938904},{"id":"https://openalex.org/C118403218","wikidata":"https://www.wikidata.org/wiki/Q43283","display_name":"Biological neural network","level":2,"score":0.41905906796455383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3286234736442566},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2726660370826721},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20131486654281616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13365402817726135},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.1092662513256073},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07331860065460205},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dftvs.2002.1173538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.149.5471","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.5471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ii.fmph.uniba.sk/~benus/confers/Stopjak-DFT02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W169978728","https://openalex.org/W1496640557","https://openalex.org/W1750005981","https://openalex.org/W1823440867","https://openalex.org/W1976990135","https://openalex.org/W2008871958","https://openalex.org/W2009570792","https://openalex.org/W2011022200","https://openalex.org/W2027162750","https://openalex.org/W2059555503","https://openalex.org/W2063588247","https://openalex.org/W2068332337","https://openalex.org/W2124776405","https://openalex.org/W2143908786","https://openalex.org/W2170483610","https://openalex.org/W6665411655"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"A":[0],"new":[1],"parametric":[2],"approach":[3,78,117],"for":[4,28,79,106],"detecting":[5],"defects":[6],"in":[7,37,51,63],"analog":[8,83],"integrated":[9],"circuits":[10,32,84],"using":[11,104],"the":[12,98],"feed":[13],"forward":[14],"neural":[15,24,70,100],"network":[16,25,101],"trained":[17],"by":[18,33,57],"back-propagation":[19],"method":[20],"is":[21,26,49,118],"presented.":[22],"The":[23,47],"used":[27],"classification":[29],"of":[30,41,60,81,90,97,115],"tested":[31],"sensing":[34],"differences":[35],"observed":[36],"dynamic":[38],"supply":[39],"current":[40],"fault":[42],"free":[43],"and":[44,53,76,109],"faulty":[45],"circuits.":[46],"identification":[48,80],"performed":[50],"time":[52],"frequency":[54],"domain,":[55],"followed":[56],"a":[58,110],"comparison":[59],"results":[61],"achieved":[62],"both":[64],"domains.":[65],"It":[66],"was":[67,102],"shown":[68],"that":[69],"networks":[71],"might":[72],"be":[73],"very":[74],"efficient":[75],"versatile":[77],"defective":[82],"as":[85,120],"it":[86],"offers":[87],"also":[88],"monitoring":[89],"other":[91],"circuit's":[92],"parameters.":[93],"Moreover,":[94],"optimized":[95],"architecture":[96],"proper":[99],"proposed":[103],"VHDL":[105],"FPGA":[107],"realization":[108],"possible":[111],"off-chip":[112],"hardware":[113],"implementation":[114],"this":[116],"discussed":[119],"well.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}