{"id":"https://openalex.org/W2110254358","doi":"https://doi.org/10.1109/dftvs.2002.1173534","title":"A new functional fault model for FPGA application-oriented testing","display_name":"A new functional fault model for FPGA application-oriented testing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2110254358","doi":"https://doi.org/10.1109/dftvs.2002.1173534","mag":"2110254358"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076102072","display_name":"Maurizio Rebaudengo","orcid":"https://orcid.org/0000-0002-7135-7694"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Rebaudengo","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.S. Reorda","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087219426","display_name":"M. Violante","orcid":"https://orcid.org/0000-0002-5821-3418"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Violante","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076102072"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2473,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.5513276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"372","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7754489183425903},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7327431440353394},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.683045506477356},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.657324492931366},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5975620150566101},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5893660187721252},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5802698135375977},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.555593729019165},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.5430850386619568},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.4858412444591522},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.44933056831359863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4420161545276642},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39660531282424927},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39351385831832886},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37833529710769653},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.25872525572776794},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16737475991249084},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12033131718635559},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08522167801856995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07238656282424927}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7754489183425903},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7327431440353394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.683045506477356},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.657324492931366},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5975620150566101},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5893660187721252},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5802698135375977},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.555593729019165},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.5430850386619568},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4858412444591522},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.44933056831359863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4420161545276642},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39660531282424927},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39351385831832886},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37833529710769653},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.25872525572776794},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16737475991249084},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12033131718635559},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08522167801856995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07238656282424927},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dftvs.2002.1173534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1498957","is_oa":false,"landing_page_url":"http://porto.polito.it/1498957/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2118980105","https://openalex.org/W2124618076","https://openalex.org/W2141228178","https://openalex.org/W2152577665","https://openalex.org/W2162529266","https://openalex.org/W2169333805","https://openalex.org/W2169381893","https://openalex.org/W2543883089"],"related_works":["https://openalex.org/W2340957901","https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W1555400249","https://openalex.org/W2568949342","https://openalex.org/W1600260729","https://openalex.org/W2031110496","https://openalex.org/W2742111403","https://openalex.org/W1519923721","https://openalex.org/W3147038789"],"abstract_inverted_index":{"The":[0,26,132],"objective":[1],"of":[2,36,67,82,92,99,140],"this":[3],"paper":[4,27],"is":[5],"to":[6,21,63,77,87],"propose":[7],"a":[8,23,97,103,115,137],"new":[9,157],"fault":[10,60,90,95,126,158],"model":[11,61,159],"suitable":[12,152],"for":[13,17],"test":[14],"pattern":[15],"generation":[16],"an":[18,120],"FPGA":[19,107],"configured":[20],"implement":[22],"given":[24],"application.":[25],"demonstrates":[28],"that":[29,51,58,136,151],"the":[30,33,37,59,65,79,89,93,143,156],"faults":[31,53,141],"affecting":[32,142],"bit":[34,145],"cells":[35,146],"look-up":[38],"tables":[39],"(LUTs)":[40],"are":[41,147,160],"not":[42],"redundant,":[43],"although":[44],"they":[45],"store":[46],"constant":[47],"values.":[48],"We":[49],"demonstrate":[50],"these":[52,129],"cannot":[54],"be":[55,73],"neglected":[56],"and":[57,119],"corresponding":[62],"modifying":[64],"content":[66],"each":[68],"LUT":[69,144],"memory":[70],"cell":[71],"must":[72],"considered":[74],"in":[75],"order":[76,86],"cover":[78],"full":[80],"range":[81],"possible":[83],"faults.":[84],"In":[85],"evaluate":[88],"coverage":[91],"proposed":[94],"model,":[96],"set":[98],"circuits":[100],"mapped":[101],"on":[102,128],"Xilinx":[104],"Virtex":[105],"300":[106],"have":[108,124],"been":[109,125],"considered.":[110],"Test":[111],"sequences":[112],"generated":[113],"by":[114],"gate-level":[116],"commercial":[117],"ATPG":[118,153],"academic":[121],"RT-level":[122],"one":[123],"simulated":[127],"benchmark":[130],"circuits.":[131],"obtained":[133],"figures":[134],"show":[135],"high":[138],"percentage":[139],"undetected,":[148],"thus":[149],"suggesting":[150],"algorithms":[154],"adopting":[155],"required.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}