{"id":"https://openalex.org/W2132051847","doi":"https://doi.org/10.1109/dftvs.2002.1173533","title":"Emulation-based design errors identification","display_name":"Emulation-based design errors identification","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2132051847","doi":"https://doi.org/10.1109/dftvs.2002.1173533","mag":"2132051847"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111439301","display_name":"A. Castelnuovo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Castelnuovo","raw_affiliation_strings":["STMicroelectronics,Dynamic Verification Group, Central Research and Development Center, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Dynamic Verification Group, Central Research and Development Center, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037661652","display_name":"Alessandro Fin","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Fin","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e1 di Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e1 di Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074106114","display_name":"F. Sforza","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Sforza","raw_affiliation_strings":["STMicroelectronics,Dynamic Verification Group, Central Research and Development Center, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Dynamic Verification Group, Central Research and Development Center, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4955,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67327844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":null,"first_page":"365","last_page":"371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.822113573551178},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.743415117263794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7425699234008789},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6959437727928162},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6268180012702942},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6096878051757812},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5156278014183044},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4695756137371063},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.45399460196495056},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4415617883205414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43621015548706055},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4307267367839813},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4231763482093811},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.41972625255584717},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41677647829055786},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41186076402664185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3796907961368561},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20337003469467163},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.156007319688797},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1551629602909088},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12469908595085144},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.0901438295841217}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.822113573551178},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.743415117263794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7425699234008789},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6959437727928162},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6268180012702942},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6096878051757812},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5156278014183044},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4695756137371063},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.45399460196495056},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4415617883205414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43621015548706055},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4307267367839813},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4231763482093811},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.41972625255584717},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41677647829055786},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41186076402664185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3796907961368561},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20337003469467163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.156007319688797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1551629602909088},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12469908595085144},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0901438295841217},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1491343825","https://openalex.org/W1912583643","https://openalex.org/W1919543764","https://openalex.org/W2002125840","https://openalex.org/W2049694450","https://openalex.org/W2058841704","https://openalex.org/W2078065502","https://openalex.org/W2109951594","https://openalex.org/W2115180022","https://openalex.org/W2125024536","https://openalex.org/W2125354605","https://openalex.org/W2133647561","https://openalex.org/W2145401040","https://openalex.org/W2149583371","https://openalex.org/W2150634791","https://openalex.org/W2154211329","https://openalex.org/W2158246429","https://openalex.org/W4231871729","https://openalex.org/W4245928206","https://openalex.org/W6670127199"],"related_works":["https://openalex.org/W2116517177","https://openalex.org/W2130564948","https://openalex.org/W2044903879","https://openalex.org/W2165346564","https://openalex.org/W2135756607","https://openalex.org/W1928822090","https://openalex.org/W2359402975","https://openalex.org/W2166358658","https://openalex.org/W4255789569","https://openalex.org/W2399012645"],"abstract_inverted_index":{"Design":[0],"verification":[1],"has":[2],"a":[3,11,48,77],"large":[4],"impact":[5],"on":[6],"the":[7,21,26,30,41,63,67],"final":[8],"testability":[9],"of":[10,17,29,43,66],"system.":[12],"The":[13,70],"identification":[14],"and":[15],"removal":[16],"design":[18,23,32,72],"errors":[19],"from":[20],"initial":[22],"steps":[24],"increases":[25],"testing":[27],"quality":[28],"entire":[31],"flow.":[33],"We":[34],"propose":[35],"in":[36,59],"this":[37],"paper":[38],"to":[39,46,61],"exploit":[40],"potentialities":[42],"an":[44],"emulator":[45,55],"accelerate":[47],"validation":[49],"methodology":[50],"for":[51],"RTL":[52,71],"designs.":[53],"Alternative":[54],"configurations":[56],"are":[57,74],"compared":[58,75],"order":[60],"evaluate":[62],"performance":[64],"speed-up":[65],"presented":[68],"methodology.":[69],"functionalities":[73],"with":[76],"System":[78],"C":[79],"executable":[80],"specification":[81],"model.":[82]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}