{"id":"https://openalex.org/W2121883482","doi":"https://doi.org/10.1109/dftvs.2002.1173531","title":"Duplication-based concurrent error detection in asynchronous circuits: shortcomings and remedies","display_name":"Duplication-based concurrent error detection in asynchronous circuits: shortcomings and remedies","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2121883482","doi":"https://doi.org/10.1109/dftvs.2002.1173531","mag":"2121883482"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046746350","display_name":"T. Verdel","orcid":null},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Verdel","raw_affiliation_strings":["Electrical Engineering Department, Yale University, USA","[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Yale University, USA","institution_ids":["https://openalex.org/I32971472"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]","institution_ids":["https://openalex.org/I32971472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Makris","raw_affiliation_strings":["Electrical Engineering Department, Yale University, USA","[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Yale University, USA","institution_ids":["https://openalex.org/I32971472"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]","institution_ids":["https://openalex.org/I32971472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046746350"],"corresponding_institution_ids":["https://openalex.org/I32971472"],"apc_list":null,"apc_paid":null,"fwci":1.2367,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.80553478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"345","last_page":"353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9154367446899414},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8084530830383301},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7616633176803589},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.695919394493103},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6596197485923767},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3890869617462158},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37726283073425293},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32376062870025635},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11153578758239746},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10819754004478455},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10764986276626587},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08865541219711304},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0850660502910614},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07348668575286865},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.06384694576263428}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9154367446899414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8084530830383301},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7616633176803589},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.695919394493103},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6596197485923767},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3890869617462158},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37726283073425293},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32376062870025635},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11153578758239746},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10819754004478455},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10764986276626587},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08865541219711304},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0850660502910614},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07348668575286865},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.06384694576263428},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W179468252","https://openalex.org/W1577323490","https://openalex.org/W1592929868","https://openalex.org/W1714865987","https://openalex.org/W1821179458","https://openalex.org/W1906369229","https://openalex.org/W1980138345","https://openalex.org/W2023943867","https://openalex.org/W2035720669","https://openalex.org/W2097702484","https://openalex.org/W2106714226","https://openalex.org/W2109020844","https://openalex.org/W2122819799","https://openalex.org/W2147044966","https://openalex.org/W3210523556","https://openalex.org/W4254897134","https://openalex.org/W4298011152","https://openalex.org/W6659395595","https://openalex.org/W6675783969","https://openalex.org/W6681411136","https://openalex.org/W6802779965","https://openalex.org/W6902620220"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W1993985975","https://openalex.org/W937897205","https://openalex.org/W2120877146","https://openalex.org/W2146990170"],"abstract_inverted_index":{"Concurrent":[0],"error":[1],"detection":[2,66,89],"(CED)":[3],"methods":[4],"are":[5,110],"typically":[6],"employed":[7],"to":[8,30,34,49,60,118],"provide":[9],"an":[10],"indication":[11],"of":[12,16,41,67,90],"the":[13,39,43,76],"operational":[14],"health":[15],"synchronous":[17],"circuits":[18],"during":[19],"normal":[20],"functionality.":[21],"Existing":[22],"CED":[23,45],"techniques,":[24],"however,":[25],"require":[26],"modification":[27],"in":[28,96],"order":[29],"be":[31,103],"successfully":[32],"adapted":[33],"asynchronous":[35,50,122],"designs.":[36,123],"We":[37,52,70],"discuss":[38],"limitations":[40,56],"duplication,":[42],"simplest":[44],"method,":[46],"when":[47],"applied":[48],"circuits.":[51],"demonstrate":[53],"that":[54,74,87,92],"such":[55],"arise":[57],"mainly":[58],"due":[59],"comparison":[61,80],"synchronization":[62,81],"issues":[63],"and":[64,82],"inadequate":[65],"performance-related":[68],"errors.":[69],"propose":[71],"a":[72,85],"circuit":[73],"alleviates":[75],"difficulties":[77],"associated":[78],"with":[79],"we":[83],"introduce":[84],"methodology":[86],"enables":[88],"errors":[91],"do":[93],"not":[94,102],"result":[95],"logic":[97],"discrepancies":[98],"and,":[99],"thus,":[100],"may":[101],"detected":[104],"through":[105],"comparison.":[106],"The":[107],"proposed":[108],"techniques":[109],"illustrated":[111],"on":[112],"example":[113],"circuits,":[114],"revealing":[115],"their":[116],"ability":[117],"render":[119],"concurrently":[120],"testable":[121]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}