{"id":"https://openalex.org/W2154241270","doi":"https://doi.org/10.1109/dftvs.2002.1173530","title":"Adaptive test scheduling in SoC's by dynamic partitioning","display_name":"Adaptive test scheduling in SoC's by dynamic partitioning","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2154241270","doi":"https://doi.org/10.1109/dftvs.2002.1173530","mag":"2154241270"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100899183","display_name":"Dan Zhao","orcid":"https://orcid.org/0000-0001-9016-5594"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dan Zhao","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031947971","display_name":"Shambhu Upadhyaya","orcid":"https://orcid.org/0000-0002-0596-1703"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Upadhyaya","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100899183"],"corresponding_institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":3.2701,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92294204,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"334","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997961044311523},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5801095366477966},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.5062407851219177},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.49766018986701965},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4467759132385254},{"id":"https://openalex.org/keywords/computerized-adaptive-testing","display_name":"Computerized adaptive testing","score":0.4426134526729584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3982073664665222},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3224647045135498},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.15791556239128113},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08552667498588562},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.08255761861801147}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997961044311523},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5801095366477966},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.5062407851219177},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.49766018986701965},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4467759132385254},{"id":"https://openalex.org/C144352353","wikidata":"https://www.wikidata.org/wiki/Q2920411","display_name":"Computerized adaptive testing","level":3,"score":0.4426134526729584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3982073664665222},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3224647045135498},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.15791556239128113},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08552667498588562},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.08255761861801147},{"id":"https://openalex.org/C171606756","wikidata":"https://www.wikidata.org/wiki/Q506132","display_name":"Psychometrics","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C70410870","wikidata":"https://www.wikidata.org/wiki/Q199906","display_name":"Clinical psychology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1484040084","https://openalex.org/W1863573728","https://openalex.org/W1895504894","https://openalex.org/W2056906361","https://openalex.org/W2083223395","https://openalex.org/W2089221283","https://openalex.org/W2105913179","https://openalex.org/W2116007667","https://openalex.org/W2120246395","https://openalex.org/W2124658657","https://openalex.org/W2132881562","https://openalex.org/W2146594632","https://openalex.org/W2152406824","https://openalex.org/W2155171480","https://openalex.org/W2166646033","https://openalex.org/W2167618854","https://openalex.org/W2169584262","https://openalex.org/W3015846469","https://openalex.org/W4233453180","https://openalex.org/W4300303686","https://openalex.org/W6639138813","https://openalex.org/W6684322719","https://openalex.org/W6775430983","https://openalex.org/W6815677763"],"related_works":["https://openalex.org/W1809394610","https://openalex.org/W2128410848","https://openalex.org/W2101285930","https://openalex.org/W2102390841","https://openalex.org/W2118368532","https://openalex.org/W2126232624","https://openalex.org/W2434525066","https://openalex.org/W3140149227","https://openalex.org/W2130555437","https://openalex.org/W2096289371"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,19,32],"novel":[6],"adaptive":[7],"scheduling":[8],"algorithm":[9],"for":[10],"testing":[11],"embedded":[12],"core-based":[13],"SoC's.":[14],"Tests":[15],"are":[16],"scheduled":[17],"in":[18],"way":[20],"that":[21],"dynamically":[22,35],"partitions":[23],"and":[24,30,42],"allocates":[25],"the":[26,45,53],"tests,":[27],"consequently":[28],"constructing":[29],"updating":[31],"set":[33],"of":[34],"partitioned":[36],"power":[37],"constrained":[38],"concurrent":[39],"test":[40,46],"sets,":[41],"ultimately":[43],"reducing":[44],"application":[47],"time.":[48],"A":[49],"simulation":[50],"study":[51],"shows":[52],"productivity":[54],"gained":[55],"by":[56],"our":[57],"new":[58],"approach.":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}