{"id":"https://openalex.org/W2116732528","doi":"https://doi.org/10.1109/dftvs.2002.1173525","title":"Modeling of FPGA local/global interconnect resources and derivation of minimal test configurations","display_name":"Modeling of FPGA local/global interconnect resources and derivation of minimal test configurations","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2116732528","doi":"https://doi.org/10.1109/dftvs.2002.1173525","mag":"2116732528"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101789878","display_name":"Xiaowen Sun","orcid":"https://orcid.org/0000-0003-1917-9947"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"X. Sun","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Alberta, Edmonton, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Alberta, Edmonton, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082698655","display_name":"Amirhossein Alimohammad","orcid":"https://orcid.org/0000-0002-0265-0774"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Alimohammad","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Alberta, Edmonton, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Alberta, Edmonton, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077495413","display_name":"P. Trouborst","orcid":null},"institutions":[{"id":"https://openalex.org/I153908563","display_name":"Nortel (Canada)","ror":"https://ror.org/03rz4pm90","country_code":"CA","type":"company","lineage":["https://openalex.org/I153908563"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"P. Trouborst","raw_affiliation_strings":["Hardware Design Solutions, Nortel Networks Limited, Ottawa, Canada"],"affiliations":[{"raw_affiliation_string":"Hardware Design Solutions, Nortel Networks Limited, Ottawa, Canada","institution_ids":["https://openalex.org/I153908563"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101789878"],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":1.7608,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85455431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8517262935638428},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7855936884880066},{"id":"https://openalex.org/keywords/adjacency-list","display_name":"Adjacency list","score":0.752934455871582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6212388873100281},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5236303806304932},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4977157413959503},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4529340863227844},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4102875590324402},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3496754467487335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3233131170272827},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3097081780433655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3025931119918823},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09647896885871887},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09394481778144836},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08342701196670532}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8517262935638428},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7855936884880066},{"id":"https://openalex.org/C110484373","wikidata":"https://www.wikidata.org/wiki/Q264398","display_name":"Adjacency list","level":2,"score":0.752934455871582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6212388873100281},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5236303806304932},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4977157413959503},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4529340863227844},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4102875590324402},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3496754467487335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3233131170272827},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3097081780433655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3025931119918823},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09647896885871887},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09394481778144836},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08342701196670532}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W23116902","https://openalex.org/W54040206","https://openalex.org/W1524961204","https://openalex.org/W1914809015","https://openalex.org/W1971726880","https://openalex.org/W2033047794","https://openalex.org/W2107705503","https://openalex.org/W2118980105","https://openalex.org/W2119588320","https://openalex.org/W2153887537","https://openalex.org/W2162529266","https://openalex.org/W2163865290","https://openalex.org/W2168253620","https://openalex.org/W2315393402","https://openalex.org/W6658529027","https://openalex.org/W6684360715"],"related_works":["https://openalex.org/W2611163850","https://openalex.org/W2111241003","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,7,35,43,54,62],"issues":[4],"of":[5,9,19,68,81],"automating":[6],"derivation":[8,59],"test":[10,28,90],"configurations":[11],"(TCs)":[12],"for":[13],"both":[14],"local":[15],"and":[16,26,33,57,85,87],"global":[17],"interconnect":[18,25,83],"SRAM-based":[20],"FPGAs.":[21],"We":[22,52],"model":[23],"FPGA":[24],"their":[27],"requirements":[29],"using":[30,47],"adjacency":[31],"graphs":[32],"obtain":[34],"minimal":[36,39,69],"or":[37],"near":[38],"TO":[40],"by":[41],"solving":[42],"graph":[44],"coloring":[45],"problem,":[46],"a":[48],"modified":[49],"greedy":[50],"algorithm.":[51],"apply":[53],"proposed":[55,75],"modeling":[56],"TC":[58],"method":[60,76],"to":[61,79],"Xilinx":[63],"XC4000":[64],"FPGA.":[65],"A":[66],"set":[67],"TCs":[70],"was":[71],"derived":[72],"automatically.":[73],"The":[74],"is":[77],"applicable":[78],"FPGAs":[80],"various":[82],"structures":[84],"sizes,":[86],"supports":[88],"distinctive":[89],"logic.":[91]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}