{"id":"https://openalex.org/W2121363787","doi":"https://doi.org/10.1109/dftvs.2002.1173522","title":"A fault hypothesis study on the TTP/C using VHDL-based and pin-level fault injection techniques","display_name":"A fault hypothesis study on the TTP/C using VHDL-based and pin-level fault injection techniques","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2121363787","doi":"https://doi.org/10.1109/dftvs.2002.1173522","mag":"2121363787"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025660515","display_name":"Sara Blanc","orcid":"https://orcid.org/0000-0001-6439-2902"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"S. Blanc","raw_affiliation_strings":["Fault Tolerant Systems Group (GSTF), Polytechnic University of Valencia, Valencia, Spain","Univ. Politecnica de Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Group (GSTF), Polytechnic University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Univ. Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051715432","display_name":"Joaqu\u00edn Gracia-Mor\u00e1n","orcid":"https://orcid.org/0000-0001-9715-8960"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Gracia","raw_affiliation_strings":["Fault Tolerant Systems Group (GSTF), Polytechnic University of Valencia, Valencia, Spain","Univ. Politecnica de Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Group (GSTF), Polytechnic University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Univ. Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111992163","display_name":"Pedro Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P.J. Gil","raw_affiliation_strings":["Fault Tolerant Systems Group (GSTF), Polytechnic University of Valencia, Valencia, Spain","Univ. Politecnica de Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Group (GSTF), Polytechnic University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Univ. Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025660515"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":2.0863,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.87449864,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"254","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.8942331075668335},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8603593111038208},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6609282493591309},{"id":"https://openalex.org/keywords/usability","display_name":"Usability","score":0.6438717842102051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6144484281539917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5561208724975586},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.48184049129486084},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4529144763946533},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.44304734468460083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2924463152885437},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20704635977745056},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1319957971572876},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10101020336151123},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10078698396682739},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06104561686515808},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.055987149477005005},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.053806960582733154}],"concepts":[{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.8942331075668335},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8603593111038208},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6609282493591309},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.6438717842102051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6144484281539917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5561208724975586},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.48184049129486084},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4529144763946533},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.44304734468460083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2924463152885437},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20704635977745056},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1319957971572876},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10101020336151123},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10078698396682739},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06104561686515808},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.055987149477005005},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.053806960582733154},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1487606492","https://openalex.org/W2035918100","https://openalex.org/W2049694450","https://openalex.org/W2110698138","https://openalex.org/W2119452063","https://openalex.org/W2129998589","https://openalex.org/W2133696605","https://openalex.org/W2142358791","https://openalex.org/W2151344837","https://openalex.org/W6679989164","https://openalex.org/W6682071582"],"related_works":["https://openalex.org/W1908654170","https://openalex.org/W224998385","https://openalex.org/W2130922779","https://openalex.org/W2149784647","https://openalex.org/W1892111635","https://openalex.org/W2121043529","https://openalex.org/W2082366402","https://openalex.org/W2120242933","https://openalex.org/W1657300322","https://openalex.org/W2083209667"],"abstract_inverted_index":{"Fault":[0],"injection":[1,18,91,101],"techniques":[2,11],"are":[3,12,73],"frequently":[4],"used":[5],"for":[6],"validating":[7],"dependable":[8],"systems.":[9],"VHDL-based":[10,40,99],"good":[13],"resources":[14],"that":[15],"support":[16],"fault":[17,60,90,100],"with":[19,38,77,87],"many":[20],"advantages":[21],"such":[22],"as":[23],"a":[24,39,51,63,88],"high":[25],"level":[26],"of":[27,62,98],"accessibility,":[28],"controllability":[29],"and":[30,45,75,103],"precision.":[31],"This":[32],"paper":[33],"presents":[34],"the":[35,59,69,78,83,96],"results":[36],"obtained":[37],"tool":[41,92],"(VFIT)":[42],"injecting":[43],"single":[44],"multiple":[46],"faults":[47],"at":[48],"pin-level":[49,89],"in":[50,82],"TTP/C":[52],"model.":[53],"The":[54],"study":[55],"is":[56],"focused":[57],"on":[58,68],"hypothesis":[61],"modelled":[64],"communications":[65],"protocol":[66],"based":[67],"Time-Triggered":[70],"Architecture.":[71],"Results":[72],"analysed":[74],"compared":[76],"experiments":[79],"carried":[80],"out":[81],"real":[84],"prototyped":[85],"system":[86],"(AFIT).":[93],"Conclusions":[94],"strengthen":[95],"usability":[97],"tools":[102],"reveal":[104],"technique":[105],"weaknesses.":[106]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}