{"id":"https://openalex.org/W2102002908","doi":"https://doi.org/10.1109/dftvs.2002.1173517","title":"On-line testing of transient faults affecting functional blocks of FCMOS, domino and FPGA-implemented self-checking circuits","display_name":"On-line testing of transient faults affecting functional blocks of FCMOS, domino and FPGA-implemented self-checking circuits","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2102002908","doi":"https://doi.org/10.1109/dftvs.2002.1173517","mag":"2102002908"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010725489","display_name":"Cecilia Metra","orcid":"https://orcid.org/0000-0002-1408-5725"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Metra","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","DEIS, Bologna University, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"DEIS, Bologna University, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012674084","display_name":"S. Di Francescantonio","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Francescantonio","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","DEIS, Bologna University, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"DEIS, Bologna University, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085214450","display_name":"G. Marrale","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Marrale","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","DEIS, Bologna University, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"DEIS, Bologna University, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010725489"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":2.434,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89054201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7479882836341858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7349225282669067},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.6900064945220947},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6793228983879089},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5887856483459473},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5690876245498657},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5560160875320435},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.536247193813324},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41238918900489807},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3987509608268738},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33361536264419556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29330387711524963},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.293221652507782},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2871589660644531},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1375177502632141},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09391537308692932},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.08181768655776978}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7479882836341858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7349225282669067},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6900064945220947},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6793228983879089},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5887856483459473},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5690876245498657},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5560160875320435},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.536247193813324},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41238918900489807},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3987509608268738},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33361536264419556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29330387711524963},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.293221652507782},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2871589660644531},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1375177502632141},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09391537308692932},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.08181768655776978},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1725240622","https://openalex.org/W1766829730","https://openalex.org/W1838879283","https://openalex.org/W1937706874","https://openalex.org/W1973814300","https://openalex.org/W1986819005","https://openalex.org/W2007673407","https://openalex.org/W2097857072","https://openalex.org/W2102346142","https://openalex.org/W2102785640","https://openalex.org/W2131827118","https://openalex.org/W2136288533","https://openalex.org/W2151493503","https://openalex.org/W2157863802","https://openalex.org/W2166478963","https://openalex.org/W2174635824","https://openalex.org/W2184512284","https://openalex.org/W6638715081"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W2168226525","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2100009051","https://openalex.org/W4235278986","https://openalex.org/W4387736942","https://openalex.org/W2169337913"],"abstract_inverted_index":{"In":[0,22],"this":[1,95],"paper":[2],"we":[3,24],"analyze":[4],"the":[5,15,26,52,74,98,119],"problems":[6],"which":[7,103],"may":[8,62],"arise":[9],"because":[10],"of":[11,18,28,54,121,135],"transient":[12,60],"faults":[13,61],"affecting":[14],"functional":[16,33],"blocks":[17,34],"CMOS":[19],"self-checking":[20,83,92],"circuits.":[21,137],"particular,":[23],"consider":[25],"case":[27,53,99,120],"both":[29],"combinational":[30],"and":[31,56,123,130],"sequential":[32],"implemented":[35,58,125],"using":[36,110],"FCMOS":[37,55,122],"or":[38],"domino":[39,101],"circuits,":[40,59,84,102],"as":[41,43],"well":[42],"field-programmable":[44],"gate-arrays":[45],"(FPGAs).":[46],"We":[47],"will":[48],"show":[49],"that,":[50],"in":[51,64],"FPGA":[57,124],"result":[63],"output":[65],"non-unidirectional":[66],"errors":[67],"that":[68,78],"can":[69,104],"not":[70,97],"be":[71,106],"detected":[72],"by":[73],"error":[75,112],"detecting":[76,113],"codes":[77],"are":[79,127],"generally":[80],"used":[81,117],"for":[82,100,118],"thus":[85],"requiring":[86],"additional":[87],"strategies":[88],"to":[89,132],"guarantee":[90],"a":[91,133],"behavior.":[93],"Reversely,":[94],"is":[96],"therefore":[105],"easily":[107],"concurrently":[108],"checked":[109],"conventional":[111],"codes.":[114],"Strategies":[115],"possibly":[116],"circuits":[126],"also":[128],"discussed":[129],"applied":[131],"set":[134],"benchmark":[136]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}