{"id":"https://openalex.org/W2116424179","doi":"https://doi.org/10.1109/dftvs.2002.1173515","title":"Test time reduction in a manufacturing environment by combining BIST and ATE","display_name":"Test time reduction in a manufacturing environment by combining BIST and ATE","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2116424179","doi":"https://doi.org/10.1109/dftvs.2002.1173515","mag":"2116424179"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059214704","display_name":"H. Hashempour","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Hashempour","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108394812","display_name":"F.J. Meyer","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.J. Meyer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Lombardi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059214704"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":1.2577,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.8084754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.8232067823410034},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7915321588516235},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6984473466873169},{"id":"https://openalex.org/keywords/switchover","display_name":"Switchover","score":0.6308444142341614},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6254181861877441},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6152300834655762},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5380551218986511},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5265362858772278},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5259866118431091},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5064040422439575},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4950381815433502},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4832251965999603},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4695967435836792},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4494955241680145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37783074378967285},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.17446520924568176},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10127922892570496}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.8232067823410034},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7915321588516235},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6984473466873169},{"id":"https://openalex.org/C124200919","wikidata":"https://www.wikidata.org/wiki/Q2373346","display_name":"Switchover","level":2,"score":0.6308444142341614},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6254181861877441},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6152300834655762},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5380551218986511},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5265362858772278},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5259866118431091},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5064040422439575},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4950381815433502},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4832251965999603},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4695967435836792},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4494955241680145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37783074378967285},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.17446520924568176},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10127922892570496},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W94235600","https://openalex.org/W1595368737","https://openalex.org/W1856862776","https://openalex.org/W2022078312","https://openalex.org/W2110900369","https://openalex.org/W2117154146","https://openalex.org/W2135931142","https://openalex.org/W2153662495","https://openalex.org/W2167016587","https://openalex.org/W2171695647","https://openalex.org/W2293394215","https://openalex.org/W3146394386","https://openalex.org/W4230587734","https://openalex.org/W6603882330","https://openalex.org/W6635424516"],"related_works":["https://openalex.org/W311918050","https://openalex.org/W2061326683","https://openalex.org/W4245311057","https://openalex.org/W2543176856","https://openalex.org/W2165948443","https://openalex.org/W2550015578","https://openalex.org/W2146381271","https://openalex.org/W2120619871","https://openalex.org/W2989178840","https://openalex.org/W565729072"],"abstract_inverted_index":{"This":[0,27,131],"paper":[1],"analyzes":[2],"an":[3],"environment":[4,60],"which":[5,81],"utilizes":[6],"Built-In":[7],"Self-Test":[8],"(BIST)":[9],"and":[10,76,88,149],"Automatic":[11],"Test":[12],"Equipment":[13],"(ATE),":[14],"to":[15,33,37,40,49,144],"reduce":[16],"the":[17,31,52,69,72,77,85,89,114,119,128,136,140],"overall":[18],"time":[19,32],"for":[20],"manufacturing":[21],"test":[22,75,122,129,143],"of":[23,55,68,71,79,108,113,118,127,139],"complex":[24],"digital":[25],"chips.":[26],"requires":[28],"properly":[29],"establishing":[30],"switch":[34],"front":[35],"BIST":[36,86,148],"ATE":[38,46,150],"(referred":[39],"us":[41,65,125,151],"switchover":[42],"time),":[43],"thus":[44],"utilizing":[45],"generated":[47],"vectors":[48,80],"finally":[50],"achieve":[51],"desired":[53],"level":[54],"fault":[56,63,102],"coverage.":[57],"For":[58],"this":[59,96],"we":[61],"model":[62,133],"coverage":[64],"a":[66,105],"function":[67],"testability":[70],"circuit":[73,120,141],"under":[74,121,142],"numbers":[78],"are":[82],"supplied":[83],"by":[84],"circuitry":[87],"ATE.":[90],"A":[91],"novel":[92],"approach":[93,97],"is":[94,98,123],"proposed:":[95],"initially":[99],"bused":[100],"on":[101],"simulation":[103],"using":[104,146],"small":[106],"set":[107],"random":[109],"patterns:":[110],"art":[111],"estimate":[112],"so-called":[115],"detection":[116,145],"profile":[117],"established":[124],"basis":[126],"model.":[130],"analytical":[132],"effectively":[134],"relates":[135],"testable":[137],"features":[138],"both":[147],"related":[152],"testing":[153],"processes.":[154]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}