{"id":"https://openalex.org/W2126211152","doi":"https://doi.org/10.1109/dftvs.2002.1173509","title":"Scan architecture for shift and capture cycle power reduction","display_name":"Scan architecture for shift and capture cycle power reduction","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2126211152","doi":"https://doi.org/10.1109/dftvs.2002.1173509","mag":"2126211152"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029446106","display_name":"Paul Rosinger","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"P.M. Rosinger","raw_affiliation_strings":["Department of ECS, University of Southampton, UK"],"affiliations":[{"raw_affiliation_string":"Department of ECS, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012265037","display_name":"B.M. Al-Hashimi","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"B.M. Al-Hashimi","raw_affiliation_strings":["Department of ECS, University of Southampton, UK"],"affiliations":[{"raw_affiliation_string":"Department of ECS, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048457847","display_name":"Nicola Nicolici","orcid":"https://orcid.org/0000-0001-6345-5908"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"N. Nicolici","raw_affiliation_strings":["Department of ECE, McMaster University, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, McMaster University, Canada","institution_ids":["https://openalex.org/I98251732"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029446106"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":3.7732,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.93317097,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.7127491235733032},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.688467800617218},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6566758751869202},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5896644592285156},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5131533741950989},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49699118733406067},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.459033727645874},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.45050764083862305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3953566551208496},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3122934103012085},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.290669322013855},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.26460179686546326},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22829625010490417},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20978662371635437},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1667705476284027},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14257141947746277},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08231127262115479}],"concepts":[{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.7127491235733032},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.688467800617218},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6566758751869202},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5896644592285156},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5131533741950989},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49699118733406067},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.459033727645874},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.45050764083862305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3953566551208496},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3122934103012085},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.290669322013855},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.26460179686546326},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22829625010490417},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20978662371635437},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1667705476284027},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14257141947746277},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08231127262115479},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1141755464","https://openalex.org/W1574303240","https://openalex.org/W1595368737","https://openalex.org/W2080510479","https://openalex.org/W2116588663","https://openalex.org/W2122643352","https://openalex.org/W2126641963","https://openalex.org/W2131779957","https://openalex.org/W2139234345","https://openalex.org/W2146893269","https://openalex.org/W2153309099","https://openalex.org/W4246671099","https://openalex.org/W6677585540"],"related_works":["https://openalex.org/W2118952760","https://openalex.org/W2075356617","https://openalex.org/W2274367941","https://openalex.org/W2390529848","https://openalex.org/W2763030692","https://openalex.org/W2553035740","https://openalex.org/W2073042086","https://openalex.org/W1974621628","https://openalex.org/W3088373974","https://openalex.org/W2789575913"],"abstract_inverted_index":{"Low":[0],"power":[1,20,51,66,86,153,166,239],"design":[2],"techniques":[3],"have":[4,45],"been":[5,46,61],"employed":[6],"for":[7,22,37,48,83,164,233],"more":[8],"than":[9],"two":[10],"decades,":[11],"however":[12],"an":[13,230],"emerging":[14],"problem":[15],"is":[16,100],"satisfying":[17],"the":[18,28,33,50,65,69,85,90,94,103,104,127,132,152,156,198,209,213,226,252,256],"test":[19,25,119,145,180,189,216,253],"constraints":[21],"avoiding":[23],"destructive":[24],"and":[26,93,111,237],"improving":[27],"yield.":[29],"Scan":[30],"architectures":[31],"represent":[32],"most":[34],"used":[35],"approach":[36,183],"testing":[38],"digital":[39],"integrated":[40],"circuits.":[41],"While":[42],"several":[43],"methods":[44,163],"proposed":[47,162,227,245],"reducing":[49,64,84,208,234],"dissipation":[52,67,87,154,240],"due":[53],"to":[54,101,112],"scan":[55,81,105,128,170,199,258],"shifting,":[56],"very":[57],"little":[58],"work":[59],"has":[60],"done":[62],"towards":[63],"during":[68,88,201,219,223,241],"capture":[70,95,177,186,205,238],"cycles.":[71],"This":[72,121],"paper":[73],"proposes":[74],"a":[75,79,136,175,195],"method":[76,228,246],"of":[77,124,138,197,251,255],"transforming":[78],"typical":[80],"architecture":[82],"both":[89,235],"shifting":[91,165,220,236],"cycle":[92],"cycle.":[96],"The":[97,244],"basic":[98],"idea":[99],"split":[102],"chain":[106,171,200],"into":[107],"multiple":[108,185],"length-balanced":[109],"partitions":[110],"enable":[113],"only":[114,135,194,218],"one":[115],"partition":[116],"at":[117,131],"each":[118,144,202],"clock.":[120],"way,":[122],"instead":[123],"having":[125],"all":[126],"cells":[129],"active":[130,142],"same":[133],"time,":[134],"fraction":[137,196],"them":[139],"will":[140,149],"be":[141],"in":[143,155,212],"clock":[146,178],"cycle,":[147,181,190],"which":[148,173,191],"reduce":[150],"substantially":[151],"circuit":[157,214],"under":[158,215],"test.":[159,243],"Unlike":[160],"previously":[161],"reduction":[167],"based":[168],"on":[169],"partitioning":[172],"use":[174],"single":[176],"per":[179,188],"our":[182],"uses":[184],"clocks":[187],"allows":[192,248],"enabling":[193],"shift":[203],"or":[204],"clock,":[206],"thus":[207],"switching":[210],"activity":[211],"not":[217],"but":[221],"also":[222,247],"capture.":[224],"Therefore,":[225],"represents":[229],"unified":[231],"solution":[232],"scan-based":[242],"full":[249],"reuse":[250],"vectors":[254],"original":[257],"architecture.":[259]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}