{"id":"https://openalex.org/W2124185873","doi":"https://doi.org/10.1109/dftvs.2002.1173508","title":"Gate-delay fault diagnosis using the inject-and-evaluate paradigm","display_name":"Gate-delay fault diagnosis using the inject-and-evaluate paradigm","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2124185873","doi":"https://doi.org/10.1109/dftvs.2002.1173508","mag":"2124185873"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113672822","display_name":"Horng-Bin Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Horng-Bin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109849412","display_name":"Jing-Reng Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Reng Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113672822"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.7546,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.73297613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"117","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6532143950462341},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6491291522979736},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6368585824966431},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.6367021799087524},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5558034777641296},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5168745517730713},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.5081002712249756},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.49565303325653076},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4612758159637451},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4504847526550293},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.42942726612091064},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36796534061431885},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.269115686416626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.244028240442276},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.23394882678985596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17574059963226318},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16266092658042908},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15283483266830444},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08613580465316772}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6532143950462341},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6491291522979736},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6368585824966431},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.6367021799087524},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5558034777641296},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5168745517730713},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.5081002712249756},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.49565303325653076},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4612758159637451},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4504847526550293},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.42942726612091064},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36796534061431885},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.269115686416626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.244028240442276},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.23394882678985596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17574059963226318},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16266092658042908},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15283483266830444},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08613580465316772},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W201784669","https://openalex.org/W1511688816","https://openalex.org/W1906428992","https://openalex.org/W1907242073","https://openalex.org/W2005319125","https://openalex.org/W2016711808","https://openalex.org/W2061946964","https://openalex.org/W2111599933","https://openalex.org/W2119130057","https://openalex.org/W2125538963","https://openalex.org/W2150016533","https://openalex.org/W2154212102","https://openalex.org/W3141183454","https://openalex.org/W6600530048","https://openalex.org/W6608307280","https://openalex.org/W6651787432","https://openalex.org/W6666103859","https://openalex.org/W6682983899"],"related_works":["https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1555400249","https://openalex.org/W2031110496","https://openalex.org/W2157154381","https://openalex.org/W2568949342","https://openalex.org/W2037862379","https://openalex.org/W4253743993","https://openalex.org/W1923485359"],"abstract_inverted_index":{"We":[0,92],"propose":[1],"an":[2],"algorithm":[3,44],"for":[4],"gate-delay":[5],"fault":[6,30,48,138],"diagnosis.":[7],"It":[8],"is":[9,77,113,128,144],"based":[10],"on":[11,66],"the":[12,29,42,47,52,60,67,75,82,95,110,125,135],"inject-and-evaluate":[13],"paradigm":[14],"given":[15],"by":[16,50,141],"Huang":[17],"(see":[18],"Proc.":[19],"of":[20,37,97,137,150],"VLSI":[21],"Test":[22],"Symposium":[23],"p.34-39,":[24],"April":[25],"2001),":[26],"in":[27,104],"which":[28],"site(s)":[31],"are":[32,89,120],"predicted":[33],"through":[34],"a":[35,55,72,108],"series":[36],"injections":[38],"and":[39,99,115],"evaluations.":[40],"Unlike":[41],"backtrace":[43],"that":[45,134],"predicts":[46],"site":[49],"tracing":[51],"syndrome":[53],"at":[54,85],"faulty":[56,87],"output":[57],"back":[58],"into":[59,102],"circuit,":[61],"this":[62,142],"approach":[63,112,143],"mainly":[64],"relies":[65],"six-valued":[68],"simulation.":[69],"In":[70],"such":[71],"forward":[73],"approach,":[74],"accuracy":[76],"much":[78],"higher":[79],"because":[80],"all":[81,86],"composite":[83],"syndromes":[84],"outputs":[88,122],"considered":[90],"simultaneously.":[91],"also":[93],"analyze":[94],"effects":[96],"glitches":[98],"take":[100],"them":[101],"account":[103],"our":[105],"algorithm.":[106],"As":[107],"result,":[109],"proposed":[111],"robust":[114],"applicable":[116],"even":[117],"when":[118,124],"there":[119],"glitching":[121],"or":[123],"delay":[126],"size":[127],"relatively":[129],"small.":[130],"Experimental":[131],"results":[132],"show":[133],"number":[136],"candidates":[139],"produced":[140],"only":[145],"4.8":[146],"within":[147],"10":[148],"seconds":[149],"CPU":[151],"time.":[152]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}