{"id":"https://openalex.org/W2116120920","doi":"https://doi.org/10.1109/dftvs.2002.1173502","title":"Designing self-checking FPGAs through error detection codes","display_name":"Designing self-checking FPGAs through error detection codes","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2116120920","doi":"https://doi.org/10.1109/dftvs.2002.1173502","mag":"2116120920"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014159983","display_name":"Cristiana Bolchini","orcid":"https://orcid.org/0000-0001-5065-7906"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Bolchini","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milano, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090384946","display_name":"Fabio Salice","orcid":"https://orcid.org/0000-0002-0434-0446"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Salice","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milano, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Sciuto","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, Milano, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014159983"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":2.0863,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.87386535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"9","issue":null,"first_page":"60","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7671155333518982},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7406871914863586},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6852949261665344},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6137150526046753},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.551406741142273},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5178125500679016},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.49574336409568787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48505324125289917},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48306137323379517},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45664283633232117},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4520818591117859},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.43548065423965454},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3829149901866913},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3406188488006592},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29583054780960083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1200205385684967},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09211894869804382}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7671155333518982},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7406871914863586},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6852949261665344},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6137150526046753},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.551406741142273},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5178125500679016},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.49574336409568787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48505324125289917},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48306137323379517},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45664283633232117},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4520818591117859},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.43548065423965454},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3829149901866913},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3406188488006592},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29583054780960083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1200205385684967},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09211894869804382},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dftvs.2002.1173502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/269932","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/269932","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W23158330","https://openalex.org/W1543568511","https://openalex.org/W1576198003","https://openalex.org/W1983346512","https://openalex.org/W2011456762","https://openalex.org/W2044618379","https://openalex.org/W2068920660","https://openalex.org/W2113895815","https://openalex.org/W2120765880","https://openalex.org/W2121177927","https://openalex.org/W2148668586","https://openalex.org/W2152577665","https://openalex.org/W2154996425","https://openalex.org/W6677959175"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W1996322406","https://openalex.org/W4206938017","https://openalex.org/W1967064512","https://openalex.org/W2388299947","https://openalex.org/W2382673458","https://openalex.org/W2074526596","https://openalex.org/W4242010157"],"abstract_inverted_index":{"Presents":[0],"an":[1,95],"approach":[2],"for":[3,7,23,126],"adapting":[4],"sound":[5],"techniques":[6,125],"designing":[8],"Totally":[9],"Self-Checking":[10],"(TSC)":[11],"combinational":[12],"circuits":[13],"based":[14],"on":[15,33],"error":[16,57],"detection":[17,58],"codes":[18],"developed":[19],"in":[20,112],"the":[21,34,38,55,68,86,90,100,109,116],"past":[22],"ASIC":[24],"platforms":[25],"to":[26,54,66,77,114,136],"FPGA":[27,96,124],"architectures.":[28],"The":[29],"attention":[30],"is":[31],"focused":[32],"constrained":[35],"synthesis":[36,106],"of":[37,70,80,89,108],"logic":[39],"functions":[40],"that":[41,44,85],"must":[42],"guarantee":[43],"each":[45],"possible":[46],"fault":[47,118,128],"produces":[48],"only":[49],"observable":[50],"errors":[51],"with":[52],"respect":[53],"adopted":[56],"code.":[59],"An":[60],"experimental":[61],"framework":[62],"has":[63],"been":[64],"setup":[65],"evaluate":[67],"effectiveness":[69],"Concurrent":[71],"Error":[72],"Detection":[73],"(CED)":[74],"design":[75,132],"methodologies":[76,133],"a":[78,104,121],"set":[79],"benchmark":[81],"circuits.":[82],"Results":[83],"show":[84],"physical":[87],"implementation":[88],"functionally":[91],"TSC":[92],"network":[93,111],"onto":[94],"does":[97],"not":[98],"maintain":[99],"desired":[101],"properties,":[102],"requiring":[103],"post":[105],"modification":[107],"obtained":[110],"order":[113],"achieve":[115],"pursued":[117],"coverage.":[119],"As":[120],"consequence,":[122],"specific":[123],"both":[127],"analysis":[129],"and":[130],"CED":[131],"will":[134],"have":[135],"be":[137],"investigated.":[138]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}