{"id":"https://openalex.org/W2095724154","doi":"https://doi.org/10.1109/dftvs.2002.1173500","title":"A test-vector generation methodology for crosstalk noise faults","display_name":"A test-vector generation methodology for crosstalk noise faults","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2095724154","doi":"https://doi.org/10.1109/dftvs.2002.1173500","mag":"2095724154"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059214704","display_name":"H. Hashempour","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Hashempour","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102913838","display_name":"Yong-Bin Kim","orcid":"https://orcid.org/0000-0002-7014-5630"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong-Bin Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112970883","display_name":"N. Park","orcid":"https://orcid.org/0009-0000-0825-402X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]},{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Park","raw_affiliation_strings":["Department of Computer Science, Oklahoma State University, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Oklahoma State University, USA","institution_ids":["https://openalex.org/I115475287"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059214704"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.65679493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"40","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6603158712387085},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.606703519821167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5732454657554626},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.56783527135849},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5495558381080627},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43572238087654114},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43040263652801514},{"id":"https://openalex.org/keywords/noise-measurement","display_name":"Noise measurement","score":0.4113902747631073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27331292629241943},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13989153504371643},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13820123672485352},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1376360058784485},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.1201581060886383}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6603158712387085},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.606703519821167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5732454657554626},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.56783527135849},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5495558381080627},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43572238087654114},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43040263652801514},{"id":"https://openalex.org/C29265498","wikidata":"https://www.wikidata.org/wiki/Q7047719","display_name":"Noise measurement","level":3,"score":0.4113902747631073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27331292629241943},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13989153504371643},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13820123672485352},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1376360058784485},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.1201581060886383},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2002.1173500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1511155470","https://openalex.org/W1602246651","https://openalex.org/W1930731203","https://openalex.org/W1977123866","https://openalex.org/W2032266940","https://openalex.org/W2042714121","https://openalex.org/W2044560939","https://openalex.org/W2100783269","https://openalex.org/W2105687607","https://openalex.org/W2135613306","https://openalex.org/W2150153665","https://openalex.org/W2155966942","https://openalex.org/W4242674290","https://openalex.org/W6630643794","https://openalex.org/W6640360771","https://openalex.org/W6675620916","https://openalex.org/W6675780689"],"related_works":["https://openalex.org/W2327107878","https://openalex.org/W1526760723","https://openalex.org/W2171117985","https://openalex.org/W2012356576","https://openalex.org/W2126659863","https://openalex.org/W3112120395","https://openalex.org/W4385670989","https://openalex.org/W2102487628","https://openalex.org/W2009680848","https://openalex.org/W2150465873"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,75],"new":[4],"methodology":[5,20],"to":[6,44,89,98],"generate":[7],"test":[8,82,92],"vectors":[9],"for":[10,54],"crosstalk":[11],"noise":[12,36,43,59],"faults":[13],"in":[14,70],"deep":[15],"sub":[16],"micron":[17],"devices.":[18],"The":[19],"includes":[21],"transition":[22,31,55],"activation":[23,60],"on":[24,29,34,38,64],"aggressor":[25],"and":[26,40,58,73,91],"constant":[27],"assignment":[28],"victim,":[30,39],"time":[32,56,94],"estimation":[33,57],"aggressor,":[35],"characterization":[37,67],"propagating":[41],"the":[42,45,49],"primary":[46],"outputs":[47],"through":[48],"best":[50],"paths.":[51],"New":[52],"approaches":[53],"are":[61],"proposed":[62],"based":[63],"logic":[65],"cell":[66],"already":[68],"available":[69],"design":[71],"library":[72],"solving":[74],"satisfiability":[76],"problem.":[77],"It":[78],"is":[79,95],"shown":[80],"that":[81],"generation":[83,93],"efficiency":[84],"can":[85],"be":[86],"increased":[87],"up":[88,97],"18%":[90],"decreased":[96],"30%.":[99]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}