{"id":"https://openalex.org/W2118843938","doi":"https://doi.org/10.1109/dftvs.2002.1173499","title":"A simplified gate-level fault model for crosstalk effects analysis","display_name":"A simplified gate-level fault model for crosstalk effects analysis","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2118843938","doi":"https://doi.org/10.1109/dftvs.2002.1173499","mag":"2118843938"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2002.1173499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057047297","display_name":"Pierluigi Civera","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Civera","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052069851","display_name":"L. Macchiarulo","orcid":"https://orcid.org/0009-0004-1141-0344"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Macchiarulo","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087219426","display_name":"M. Violante","orcid":"https://orcid.org/0000-0002-5821-3418"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Violante","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057047297"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.354,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65009409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.8312581181526184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7289222478866577},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5265631675720215},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4928619861602783},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44179484248161316},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4144340455532074},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3646142780780792},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3575434386730194},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3513721525669098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17339998483657837},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1134711503982544}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.8312581181526184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7289222478866577},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5265631675720215},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4928619861602783},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44179484248161316},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4144340455532074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3646142780780792},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3575434386730194},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3513721525669098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17339998483657837},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1134711503982544},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dftvs.2002.1173499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2002.1173499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1914801","is_oa":false,"landing_page_url":"http://porto.polito.it/1914801/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1527573830","https://openalex.org/W1908963170","https://openalex.org/W1997117124","https://openalex.org/W2072194206","https://openalex.org/W2098513789","https://openalex.org/W2112947098","https://openalex.org/W2118300947","https://openalex.org/W2121870953","https://openalex.org/W2122590299","https://openalex.org/W2136728320","https://openalex.org/W2157089032","https://openalex.org/W2157763958","https://openalex.org/W2159757558","https://openalex.org/W2166714458","https://openalex.org/W2171509020","https://openalex.org/W4235799760","https://openalex.org/W6631631897","https://openalex.org/W6649522995"],"related_works":["https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W4280525841","https://openalex.org/W2560789951","https://openalex.org/W2807571008","https://openalex.org/W4388636991","https://openalex.org/W1975375876","https://openalex.org/W2061961527","https://openalex.org/W2972114982","https://openalex.org/W2038503502"],"abstract_inverted_index":{"The":[0],"relevant":[1],"problem":[2],"of":[3,36],"crosstalk":[4,52],"affects":[5],"the":[6,22,30,37,67,75,79],"design":[7],"process":[8],"in":[9],"many":[10],"ways.":[11],"Its":[12],"delay":[13],"effects":[14,53],"can":[15],"not":[16],"be":[17],"easily":[18],"addressed":[19],"due":[20],"to":[21,50,73],"complex":[23],"interaction":[24],"between":[25],"signals":[26],"and":[27,33,47],"dependency":[28],"on":[29,54],"logical,":[31],"functional":[32],"timing":[34],"aspects":[35],"design.":[38],"In":[39],"this":[40],"paper":[41],"we":[42],"propose":[43],"a":[44,48,58],"modelling":[45],"approach":[46,69],"methodology":[49],"assess":[51],"real":[55],"designs":[56],"through":[57],"simulation-based":[59],"analysis":[60],"environment.":[61],"Results":[62],"are":[63],"reported":[64],"showing":[65],"how":[66],"proposed":[68],"has":[70],"been":[71],"used":[72],"validate":[74],"bus":[76],"architecture":[77],"inside":[78],"LEON":[80],"SPARC-like":[81],"processor":[82],"core.":[83]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}