{"id":"https://openalex.org/W2113059897","doi":"https://doi.org/10.1109/dftvs.2001.966755","title":"Enhanced concurrent error correcting arithmetic unit design using alternating logic","display_name":"Enhanced concurrent error correcting arithmetic unit design using alternating logic","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2113059897","doi":"https://doi.org/10.1109/dftvs.2001.966755","mag":"2113059897"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2001.966755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2001.966755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110637399","display_name":"T. Ngai","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tat Ngai","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, USA","Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100745883","display_name":"Chen He","orcid":"https://orcid.org/0000-0002-6914-9722"},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen He","raw_affiliation_strings":["Motorola, Inc., Austin, TX, USA","University of Texas at Austin#TAB#"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1333370159"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.E.Jr. Swartzlander","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, USA","University of Texas at Austin#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110637399"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.18249781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"78","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.7947192192077637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6665489077568054},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5941355228424072},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5663912296295166},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5317355990409851},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5251809358596802},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4952944815158844},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4893295168876648},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4627196192741394},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.45271360874176025},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4293910562992096},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34075528383255005},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.27244895696640015},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2505582571029663},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18083488941192627},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14939400553703308},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.0849444568157196}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.7947192192077637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6665489077568054},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5941355228424072},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5663912296295166},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5317355990409851},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5251809358596802},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4952944815158844},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4893295168876648},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4627196192741394},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.45271360874176025},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4293910562992096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34075528383255005},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.27244895696640015},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2505582571029663},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18083488941192627},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14939400553703308},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0849444568157196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2001.966755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2001.966755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1543281322","https://openalex.org/W1583831756","https://openalex.org/W1997084193","https://openalex.org/W2069101947","https://openalex.org/W2126496829","https://openalex.org/W2139777941","https://openalex.org/W2312852230"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W4213196926","https://openalex.org/W2029252327","https://openalex.org/W2073572920","https://openalex.org/W2071491930","https://openalex.org/W2900863455","https://openalex.org/W2071774495","https://openalex.org/W4239403158","https://openalex.org/W2164807290"],"abstract_inverted_index":{"Presents":[0],"an":[1],"enhanced":[2],"concurrent":[3],"error":[4],"correcting":[5],"arithmetic":[6,67],"unit":[7,68],"design":[8,32,82],"methodology":[9,83],"using":[10,106],"alternating":[11,28,119],"logic,":[12,29],"which":[13],"is":[14,55,123],"motivated":[15],"by":[16],"the":[17,66,76,79,108,114,126,130],"time":[18,109,115],"shared":[19,110,116],"triple":[20],"modular":[21],"redundancy":[22],"(TMR)":[23],"technique.":[24],"With":[25],"help":[26],"from":[27,125],"this":[30],"new":[31],"approach":[33,132],"will":[34],"result":[35],"in":[36,61,141],"a":[37,138],"higher":[38,134],"reliability,":[39],"i.e.,":[40],"100%":[41],"stuck-at":[42],"faults":[43],"can":[44,84],"be":[45,85],"detected,":[46],"modest":[47],"hardware":[48,91,142],"delay":[49],"and":[50,59,64,69,95,104,113],"overhead.":[51],"The":[52],"basic":[53],"idea":[54],"to":[56,70,87],"add":[57],"inverters":[58],"multiplexers":[60],"front":[62],"of":[63],"behind":[65],"let":[71],"some":[72],"control":[73],"logic":[74,120],"choose":[75],"path":[77],"for":[78],"data.":[80],"This":[81],"applied":[86],"any":[88],"system":[89],"with":[90,118,136],"redundancy.":[92],"For":[93],"demonstration":[94],"comparison,":[96],"16-bit":[97],"VLSI":[98],"ripple":[99],"carry":[100],"adders":[101],"are":[102],"designed":[103],"verified":[105],"both":[107],"TMR":[111,117],"technique":[112],"strategy.":[121],"It":[122],"shown":[124],"simulation":[127],"results":[128],"that":[129],"proposed":[131],"has":[133],"reliability":[135],"only":[137],"small":[139],"increase":[140],"delay.":[143]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}