{"id":"https://openalex.org/W4404564871","doi":"https://doi.org/10.1109/dft63277.2024.10753557","title":"Special Session: Software-Based Self-Test Generation for RISC-V \u2013 Stuck-At Generation, Functional Cell-Aware Untestability, and FPGA Demonstration \u2013","display_name":"Special Session: Software-Based Self-Test Generation for RISC-V \u2013 Stuck-At Generation, Functional Cell-Aware Untestability, and FPGA Demonstration \u2013","publication_year":2024,"publication_date":"2024-10-08","ids":{"openalex":"https://openalex.org/W4404564871","doi":"https://doi.org/10.1109/dft63277.2024.10753557"},"language":"en","primary_location":{"id":"doi:10.1109/dft63277.2024.10753557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft63277.2024.10753557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000793507","display_name":"Tobias Faller","orcid":"https://orcid.org/0000-0002-0864-077X"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tobias Faller","raw_affiliation_strings":["University of Freiburg,Department of Computer Science,Freiburg,Germany"],"affiliations":[{"raw_affiliation_string":"University of Freiburg,Department of Computer Science,Freiburg,Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080043393","display_name":"Nikolaos I. Deligiannis","orcid":"https://orcid.org/0000-0002-7948-3361"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nikolaos I. Deligiannis","raw_affiliation_strings":["Politecnico di Torino,Department of Control and Computer Engineering (DAUIN),Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN),Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089672314","display_name":"Riccardo Cantoro","orcid":"https://orcid.org/0000-0002-1745-5293"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Cantoro","raw_affiliation_strings":["Politecnico di Torino,Department of Control and Computer Engineering (DAUIN),Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN),Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino,Department of Control and Computer Engineering (DAUIN),Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN),Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038861833","display_name":"Bernd Becker","orcid":"https://orcid.org/0000-0003-4031-3258"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernd Becker","raw_affiliation_strings":["University of Freiburg,Department of Computer Science,Freiburg,Germany"],"affiliations":[{"raw_affiliation_string":"University of Freiburg,Department of Computer Science,Freiburg,Germany","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000793507"],"corresponding_institution_ids":["https://openalex.org/I161046081"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22635006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.7982893586158752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7518259286880493},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6330376863479614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4542168080806732},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4170273244380951},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3936474621295929},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19040066003799438}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.7982893586158752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7518259286880493},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6330376863479614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4542168080806732},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4170273244380951},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3936474621295929},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19040066003799438},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft63277.2024.10753557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft63277.2024.10753557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:freidok.uni-freiburg.de:264559","is_oa":false,"landing_page_url":"https://freidok.uni-freiburg.de/data/264559","pdf_url":null,"source":{"id":"https://openalex.org/S4306401057","display_name":"FreiDok plus (Universit\u00e4tsbibliothek Freiburg)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I161046081","host_organization_name":"University of Freiburg","host_organization_lineage":["https://openalex.org/I161046081"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems : Harwell campus in Oxfordshire, Didcot, UK, October 8th-10th, 2024. - [Piscataway, NJ], 2024. - 1-6, ISBN: 979-8-3503-6688-4","raw_type":"article_in_conference_proceedings"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2008990681","https://openalex.org/W2057694122","https://openalex.org/W2109879890","https://openalex.org/W2162696040","https://openalex.org/W2334801967","https://openalex.org/W2981373258","https://openalex.org/W4283772074","https://openalex.org/W4384009482","https://openalex.org/W4388820901"],"related_works":["https://openalex.org/W4230197055","https://openalex.org/W4296749040","https://openalex.org/W621808327","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Software-Based":[0],"Self-Tests":[1],"(SBST)":[2],"allow":[3],"at-speed,":[4],"native":[5],"online-testing":[6],"of":[7,27,40,83,167],"processors":[8,140],"by":[9],"running":[10],"software":[11],"programs":[12,30],"on":[13,138,182,193],"the":[14,25,41,51,81,104,107,134,161,164,178,183,189,202,206],"processor":[15,108,191],"core,":[16],"requiring":[17],"no":[18],"Design":[19],"for":[20,73,154,177],"Testability":[21],"(DfT)":[22],"infrastructure.":[23],"Traditionally,":[24],"generation":[26,53,153],"such":[28],"SBST":[29,52,72,98,152,209],"requires":[31],"time-consuming":[32],"manual":[33],"labor":[34],"in":[35,103,114,118,160],"combination":[36],"with":[37,196],"in-depth":[38],"knowledge":[39],"processor's":[42],"architecture":[43],"to":[44,68,132,144,200,210],"target":[45],"hard-to-test":[46],"faults.":[47,85],"In":[48,123],"contrast,":[49],"encoding":[50],"task":[54],"as":[55],"a":[56,74,88,119,211],"Bounded":[57],"Model":[58],"Checking":[59],"(BMC)":[60],"problem":[61],"allows":[62],"using":[63],"sophisticated,":[64],"state-of-the-art":[65],"BMC":[66],"solvers":[67],"automatically":[69],"generate":[70],"an":[71,128,194],"given":[75],"fault":[76,180,198],"model":[77,181],"and,":[78],"moreover,":[79],"prove":[80],"untestability":[82,175],"certain":[84],"During":[86],"generation,":[87],"constraint":[89,136],"specification":[90,137],"Validity":[91],"Checker":[92],"Module":[93],"(VCM)":[94],"ensures":[95],"correct,":[96],"functional":[97,135,174],"behavior.":[99],"The":[100],"operating":[101],"conditions":[102],"field":[105],"and":[106,109,141,163],"system-specific":[110],"constraints":[111],"are":[112],"included":[113],"this":[115,124],"specification,":[116],"too,":[117],"highly":[120],"configurable":[121],"form.":[122],"paper,":[125],"we":[126,150,172,187],"present":[127],"intermediate":[129],"VCM":[130],"interface":[131],"generalize":[133],"RISC-V":[139,169],"apply":[142],"it":[143],"two":[145],"in-field":[146],"test-related":[147],"areas.":[148],"First,":[149],"perform":[151,173],"detecting":[155],"permanent":[156],"hardware":[157],"faults":[158],"(stuck-at)":[159],"ALU":[162],"register":[165],"file":[166],"multiple":[168],"processors.":[170,185],"Second,":[171],"analysis":[176],"cell-aware":[179],"same":[184],"Finally,":[186],"synthesize":[188],"largest":[190],"core":[192],"FPGA":[195],"user-controlled":[197],"injection":[199],"demonstrate":[201],"subsequent":[203],"detection":[204],"via":[205],"generated":[207],"stuck-at":[208],"non-technical":[212],"audience.":[213]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}