{"id":"https://openalex.org/W4404564393","doi":"https://doi.org/10.1109/dft63277.2024.10753502","title":"Special Session: Impact of Compiler Optimizations on the Reliability of a RISC-V-Based Core","display_name":"Special Session: Impact of Compiler Optimizations on the Reliability of a RISC-V-Based Core","publication_year":2024,"publication_date":"2024-10-08","ids":{"openalex":"https://openalex.org/W4404564393","doi":"https://doi.org/10.1109/dft63277.2024.10753502"},"language":"en","primary_location":{"id":"doi:10.1109/dft63277.2024.10753502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft63277.2024.10753502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-05269345","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092624319","display_name":"Pegdwende Romaric Nikiema","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Pegdwende Romaric Nikiema","raw_affiliation_strings":["Univ Rennes,CNRS,Inria"],"affiliations":[{"raw_affiliation_string":"Univ Rennes,CNRS,Inria","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082995771","display_name":"Marcello Traiola","orcid":"https://orcid.org/0000-0003-1484-5162"},"institutions":[{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marcello Traiola","raw_affiliation_strings":["Univ Rennes,CNRS,Inria"],"affiliations":[{"raw_affiliation_string":"Univ Rennes,CNRS,Inria","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058810601","display_name":"Angeliki Kritikakou","orcid":"https://orcid.org/0000-0002-9293-469X"},"institutions":[{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Angeliki Kritikakou","raw_affiliation_strings":["Univ Rennes,CNRS,Inria"],"affiliations":[{"raw_affiliation_string":"Univ Rennes,CNRS,Inria","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5092624319"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I56067802"],"apc_list":null,"apc_paid":null,"fwci":0.5198,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66743266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9404000043869019,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.790980339050293},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7171542644500732},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.707779586315155},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5613787174224854},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49017199873924255},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4892435073852539},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4574948251247406},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.42631062865257263},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4179193079471588},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32038241624832153},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2798842489719391},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1849658191204071},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05971992015838623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.790980339050293},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7171542644500732},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.707779586315155},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5613787174224854},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49017199873924255},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4892435073852539},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4574948251247406},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.42631062865257263},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4179193079471588},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32038241624832153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2798842489719391},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1849658191204071},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05971992015838623},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft63277.2024.10753502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft63277.2024.10753502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-05269345v1","is_oa":true,"landing_page_url":"https://hal.science/hal-05269345","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Oct 2024, Didcot, France. pp.1-6, ⟨10.1109/DFT63277.2024.10753502⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-05269345v1","is_oa":true,"landing_page_url":"https://hal.science/hal-05269345","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Oct 2024, Didcot, France. pp.1-6, ⟨10.1109/DFT63277.2024.10753502⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W616111809","https://openalex.org/W1971076731","https://openalex.org/W1973536151","https://openalex.org/W2126112620","https://openalex.org/W2167839483","https://openalex.org/W2577141201","https://openalex.org/W2614897164","https://openalex.org/W2734234614","https://openalex.org/W2740781062","https://openalex.org/W2995399606","https://openalex.org/W2997740413","https://openalex.org/W3149134903","https://openalex.org/W4206065141","https://openalex.org/W4235889917","https://openalex.org/W4246794227","https://openalex.org/W4294811787","https://openalex.org/W4297337467","https://openalex.org/W4390814681","https://openalex.org/W6860742879"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"The":[0,62,75,197],"RISC-V":[1,186],"Instruction":[2],"Set":[3],"Architecture":[4],"(ISA)":[5],"has":[6,20],"gained":[7],"popularity":[8],"among":[9],"systems":[10,38],"designers":[11],"thanks":[12],"to":[13,23,31,41,89,97,119,132,152,188],"its":[14],"open-source":[15],"nature.":[16],"Its":[17],"high":[18,83],"flexibility":[19],"allowed":[21],"it":[22],"be":[24,117,140],"preferred":[25],"in":[26,46,51,56,142],"various":[27,125,181],"domains":[28],"and":[29,48,60,82,101,203],"used":[30],"target":[32],"multiple":[33],"use":[34],"cases,":[35],"from":[36],"embedded":[37,170],"as":[39],"co-processor":[40],"high-performance":[42],"computers.":[43],"Embedded":[44],"systems,":[45],"general,":[47],"safety-critical":[49,169],"ones,":[50],"particular,":[52],"have":[53,124],"strict":[54],"requirements":[55],"terms":[57],"of":[58,71,111,162,168,192,206,211,214],"reliability":[59,167],"availability.":[61],"hardware":[63],"is":[64,178],"becoming":[65],"less":[66],"robust":[67],"with":[68],"the":[69,98,107,112,121,129,134,150,160,166,190,212],"adoption":[70],"smaller":[72,76],"technology":[73],"nodes.":[74],"transistor":[77],"size,":[78],"low":[79],"operating":[80],"voltage,":[81],"switching":[84],"frequency":[85],"make":[86],"transistors":[87],"susceptible":[88],"Single-Event":[90],"Upsets":[91],"(SEU)":[92],"faults,":[93],"which":[94],"can":[95,116,139,147],"propagate":[96],"application":[99],"output":[100],"possibly":[102],"cause":[103],"catastrophic":[104],"consequences.":[105],"During":[106],"software":[108],"design":[109],"phase":[110],"system,":[113],"compilation":[114],"optimizations":[115,164,194,216],"made":[118],"improve":[120],"performance.":[122],"Compilers":[123],"flags":[126,138],"that":[127],"modify":[128],"source":[130],"code":[131],"produce":[133],"binary.":[135],"Although":[136],"these":[137,215],"crucial":[141],"assuring":[143],"good":[144],"performance,":[145],"they":[146],"significantly":[148],"impact":[149,161],"resilience":[151],"SEU.":[153],"This":[154],"work":[155],"provides":[156],"comprehensive":[157],"insights":[158],"into":[159,201],"compiler":[163],"on":[165,180,184,195,217],"systems.":[171],"Specifically,":[172],"a":[173,185,208],"probabilistic":[174],"fault":[175],"injection":[176],"campaign":[177],"conducted":[179],"benchmarks":[182],"running":[183],"core":[187],"evaluate":[189],"effect":[191],"several":[193],"reliability.":[196,218],"results":[198],"are":[199],"classified":[200],"functional":[202],"timing":[204],"errors,":[205],"Fering":[207],"detailed":[209],"understanding":[210],"implications":[213]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}