{"id":"https://openalex.org/W4388666904","doi":"https://doi.org/10.1109/dft59622.2023.10313544","title":"On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks","display_name":"On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks","publication_year":2023,"publication_date":"2023-10-03","ids":{"openalex":"https://openalex.org/W4388666904","doi":"https://doi.org/10.1109/dft59622.2023.10313544"},"language":"en","primary_location":{"id":"doi:10.1109/dft59622.2023.10313544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft59622.2023.10313544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018899254","display_name":"Amalia-Artemis Koufopoulou","orcid":null},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Amalia-Artemis Koufopoulou","raw_affiliation_strings":["University of Piraeus,Dept. of Informatics,Piraeus,Greece","Dept. of Informatics, University of Piraeus, Piraeus, Greece"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Dept. of Informatics,Piraeus,Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Dept. of Informatics, University of Piraeus, Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083454001","display_name":"Athanasios Papadimitriou","orcid":"https://orcid.org/0000-0002-4127-7554"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]},{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Athanasios Papadimitriou","raw_affiliation_strings":["University of Piraeus,Dept. of Informatics,Piraeus,Greece","Dept. of Digital Systems, University of the Peloponnese, Sparta, Greece","Dept. of Informatics, University of Piraeus, Piraeus, Greece"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Dept. of Informatics,Piraeus,Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Dept. of Digital Systems, University of the Peloponnese, Sparta, Greece","institution_ids":["https://openalex.org/I158716096"]},{"raw_affiliation_string":"Dept. of Informatics, University of Piraeus, Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078107720","display_name":"Aggelos Pikrakis","orcid":"https://orcid.org/0000-0001-7355-327X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Aggelos Pikrakis","raw_affiliation_strings":["University of Piraeus,Dept. of Informatics,Piraeus,Greece","Dept. of Informatics, University of Piraeus, Piraeus, Greece"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Dept. of Informatics,Piraeus,Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Dept. of Informatics, University of Piraeus, Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Mihalis Psarakis","raw_affiliation_strings":["University of Piraeus,Dept. of Informatics,Piraeus,Greece","Dept. of Informatics, University of Piraeus, Piraeus, Greece"],"affiliations":[{"raw_affiliation_string":"University of Piraeus,Dept. of Informatics,Piraeus,Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Dept. of Informatics, University of Piraeus, Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060495895","display_name":"David H\u00e9ly","orcid":"https://orcid.org/0000-0003-3249-7667"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Hely","raw_affiliation_strings":["Univ. Grenoble Alpes,Valence,France,F-26000"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes,Valence,France,F-26000","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5018899254"],"corresponding_institution_ids":["https://openalex.org/I154757721"],"apc_list":null,"apc_paid":null,"fwci":0.924,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73194095,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7537789940834045},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6313128471374512},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.6222670078277588},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6000755429267883},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5930576920509338},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5435277819633484},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4863222539424896},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.46662887930870056},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44142279028892517},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.435468465089798},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.4304271936416626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4089623689651489},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4021797776222229},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3380850553512573},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.22155705094337463},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14189141988754272}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7537789940834045},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6313128471374512},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.6222670078277588},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6000755429267883},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5930576920509338},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5435277819633484},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4863222539424896},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.46662887930870056},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44142279028892517},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.435468465089798},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.4304271936416626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4089623689651489},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4021797776222229},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3380850553512573},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.22155705094337463},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14189141988754272},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft59622.2023.10313544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft59622.2023.10313544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1984960541","https://openalex.org/W1996697813","https://openalex.org/W2062132293","https://openalex.org/W2063207167","https://openalex.org/W2091903563","https://openalex.org/W2115299214","https://openalex.org/W2149174385","https://openalex.org/W2151961246","https://openalex.org/W2166029537","https://openalex.org/W2171318521","https://openalex.org/W2343695530","https://openalex.org/W2402647458","https://openalex.org/W2560502449","https://openalex.org/W2626547758","https://openalex.org/W2727153226","https://openalex.org/W2889495953","https://openalex.org/W2895540242","https://openalex.org/W2946761217","https://openalex.org/W3006604269","https://openalex.org/W3041678444","https://openalex.org/W3095521706","https://openalex.org/W3149134903","https://openalex.org/W3152893301","https://openalex.org/W3198511427","https://openalex.org/W4210484106","https://openalex.org/W4240175641","https://openalex.org/W4297337556","https://openalex.org/W4297733535","https://openalex.org/W4300835888","https://openalex.org/W4312121136","https://openalex.org/W4312878747","https://openalex.org/W4318684505","https://openalex.org/W6726873649","https://openalex.org/W6745537798","https://openalex.org/W6801709446","https://openalex.org/W7015378213"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2108242004","https://openalex.org/W2037960874","https://openalex.org/W4312985392","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W2269990635","https://openalex.org/W4285464654","https://openalex.org/W2906427691","https://openalex.org/W2507786429"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"tools":[3],"have":[4],"provided":[5],"significant":[6,48,107],"productivity":[7],"enhancements":[8],"to":[9,43,58,156,195],"the":[10,30,51,56,68,121,140,178,183,199,202],"design":[11,53,70],"flow":[12],"of":[13,25,32,50,63,67,91,95,182,201],"digital":[14],"systems":[15],"in":[16,20,23],"recent":[17],"years,":[18],"resulting":[19],"highly-optimized":[21],"circuits,":[22],"terms":[24],"area":[26],"and":[27,109,167,190],"latency.":[28],"Given":[29],"evolution":[31],"hardware":[33,73,92,159],"attacks,":[34],"which":[35],"can":[36,152],"render":[37],"them":[38],"vulnerable,":[39],"it":[40],"is":[41,204],"essential":[42],"consider":[44],"security":[45,74,93,160],"as":[46,117],"a":[47,60,125],"aspect":[49],"HLS":[52,69,144],"flow.":[54],"Yet":[55],"need":[57],"evaluate":[59],"huge":[61,192],"number":[62],"functionally":[64],"equivalent":[65],"designs":[66,97,185],"space":[71],"challenges":[72],"evaluation":[75,89,114],"methods":[76,115],"(e.g.,":[77,165],"fault":[78,163,179,196],"injection":[79,197],"-":[80],"FI":[81],"campaigns).":[82],"In":[83],"this":[84],"work,":[85],"we":[86],"propose":[87],"an":[88,133],"methodology":[90,123],"properties":[94],"HLS-produced":[96],"using":[98,172],"state-of-the-art":[99],"Graph":[100],"Neural":[101],"Network":[102],"(GNN)":[103],"approaches":[104],"that":[105,150],"achieves":[106,191],"speedup":[108,193],"better":[110],"scalability":[111],"than":[112],"typical":[113],"(such":[116],"FI).":[118],"We":[119],"demonstrate":[120],"proposed":[122,175],"on":[124,132],"Double":[126],"Modular":[127],"Redundancy":[128],"(DMR)":[129],"countermeasure":[130],"applied":[131],"AES":[134],"SBox":[135],"implementation,":[136],"enhanced":[137],"by":[138,171],"diversifying":[139],"redundant":[141],"modules":[142],"through":[143],"directives.":[145],"The":[146,174],"experimental":[147],"results":[148],"show":[149],"GNNs":[151],"be":[153],"efficiently":[154],"trained":[155],"predict":[157],"important":[158],"metrics":[161,181],"concerning":[162],"attacks":[164],"critical":[166],"detection":[168],"error":[169],"rates),":[170],"regression.":[173],"method":[176],"predicts":[177],"vulnerability":[180],"HLS-based":[184],"with":[186],"high":[187],"R-squared":[188],"scores":[189],"compared":[194],"once":[198],"training":[200],"GNN":[203],"completed.":[205]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}