{"id":"https://openalex.org/W4310449170","doi":"https://doi.org/10.1109/dft56152.2022.9962344","title":"SET Hardened Derivatives of QDI Buffer Template","display_name":"SET Hardened Derivatives of QDI Buffer Template","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4310449170","doi":"https://doi.org/10.1109/dft56152.2022.9962344"},"language":"en","primary_location":{"id":"doi:10.1109/dft56152.2022.9962344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft56152.2022.9962344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034164933","display_name":"Zaheer Tabassam","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Zaheer Tabassam","raw_affiliation_strings":["Institute for Computer Engineering,TU Wien,Vienna,Austria","Institute for Computer Engineering, TU Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering,TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["Institute for Computer Engineering,TU Wien,Vienna,Austria","Institute for Computer Engineering, TU Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering,TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034164933"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.5489,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64285537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8209323883056641},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7139610052108765},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.5639920234680176},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5356457233428955},{"id":"https://openalex.org/keywords/interlock","display_name":"Interlock","score":0.5280274748802185},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.5019252300262451},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48685115575790405},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4860587418079376},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.43560677766799927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3781821131706238},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36971211433410645},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3543889820575714},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3221254348754883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3025071918964386},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23839712142944336},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.2046649158000946},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09517419338226318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8209323883056641},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7139610052108765},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.5639920234680176},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5356457233428955},{"id":"https://openalex.org/C99535591","wikidata":"https://www.wikidata.org/wiki/Q1817095","display_name":"Interlock","level":2,"score":0.5280274748802185},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.5019252300262451},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48685115575790405},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4860587418079376},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.43560677766799927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3781821131706238},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36971211433410645},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3543889820575714},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3221254348754883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3025071918964386},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23839712142944336},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.2046649158000946},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09517419338226318},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft56152.2022.9962344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft56152.2022.9962344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321181","display_name":"Austrian Science Fund","ror":"https://ror.org/013tf3c58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1599610804","https://openalex.org/W1837211735","https://openalex.org/W1988896543","https://openalex.org/W2048912901","https://openalex.org/W2107216007","https://openalex.org/W2107694153","https://openalex.org/W2110795828","https://openalex.org/W2117939640","https://openalex.org/W2121883482","https://openalex.org/W2139730793","https://openalex.org/W2154105840","https://openalex.org/W3034301158","https://openalex.org/W3042770083","https://openalex.org/W3082782712","https://openalex.org/W3094545593","https://openalex.org/W3143050471","https://openalex.org/W3206691215","https://openalex.org/W3209383208","https://openalex.org/W4237268544","https://openalex.org/W4239802325","https://openalex.org/W4313496443","https://openalex.org/W6780784885"],"related_works":["https://openalex.org/W1497007238","https://openalex.org/W2046596376","https://openalex.org/W2789353574","https://openalex.org/W2380054458","https://openalex.org/W2061585006","https://openalex.org/W1487482626","https://openalex.org/W2390209095","https://openalex.org/W625299745","https://openalex.org/W2100563360","https://openalex.org/W2352554239"],"abstract_inverted_index":{"As":[0],"critical":[1],"charges":[2],"become":[3,13],"smaller":[4],"due":[5],"to":[6,16,30,75,129,145,166,168],"technology":[7],"advancement,":[8],"Single":[9,101],"Event":[10,102],"Transients":[11],"(SET\u2019s)":[12],"more":[14,32],"threatening":[15],"circuits.":[17],"Quasi":[18],"Delay-Insensitive":[19],"(QDI)":[20],"circuits":[21,185],"are":[22,82,179],"tolerant":[23],"against":[24],"timing":[25,193],"issues,":[26],"but":[27],"they":[28],"tend":[29],"be":[31,47],"sensitive":[33,58,68,133],"towards":[34],"transients":[35],"\u2013":[36,40],"and":[37,88,189],"hence":[38],"SET\u2019s":[39],"in":[41,70,93,109,153,181],"the":[42,94,110,132,137,154,157,174,196],"value":[43],"domain.":[44],"This":[45],"can":[46],"somewhat":[48],"mitigated,":[49],"without":[50,172],"sacrificing":[51],"their":[52,57],"delay":[53],"insensitivity,":[54],"by":[55,143],"shortening":[56],"data":[59],"acceptance":[60],"windows.":[61],"In":[62],"this":[63],"paper":[64],"we":[65,112],"investigate":[66],"these":[67,81],"areas":[69],"search":[71],"of":[72,96],"possible":[73],"ways":[74],"specifically":[76],"harden":[77],"buffer":[78,115],"stages,":[79],"as":[80,99],"elementary":[83],"for":[84],"building":[85],"asynchronous":[86],"pipelines":[87],"play":[89],"a":[90,100,114,126,192],"major":[91],"role":[92],"manifestation":[95],"an":[97],"SET":[98],"Upset":[103],"(SEU).":[104],"Inspired":[105],"from":[106,195],"existing":[107,140],"work":[108],"literature,":[111],"propose":[113],"template":[116],"called":[117],"\u201cDual":[118,158],"CD":[119,159],"IN/OUT":[120,160],"Interlock":[121,161],"WCHB\u201d":[122],"that":[123],"is":[124],"basically":[125],"hybrid":[127],"approach":[128],"smartly":[130],"shorten":[131],"window.":[134],"It":[135],"reduces":[136],"cases":[138],"where":[139],"approaches":[141],"fail":[142],"up":[144,167],"5%":[146],"magnitude.":[147],"Further":[148],"investigation":[149],"suggests":[150],"some":[151],"improvement":[152],"design,":[155],"namely":[156],"WCHB":[162],"Simplified\u201d":[163],"which":[164],"leads":[165],"44%":[169],"area":[170],"savings":[171],"effecting":[173],"core":[175],"resilience.":[176],"The":[177],"enhancements":[178],"verified":[180],"simulation":[182],"with":[183],"realistic":[184],"like":[186],"Multiplier,":[187],"ALU,":[188],"FIFO":[190],"under":[191],"model":[194],"NanGate":[197],"15nm":[198],"library.":[199]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}