{"id":"https://openalex.org/W3209241100","doi":"https://doi.org/10.1109/dft52944.2021.9568343","title":"An Aging-Aware CMOS SRAM Structure Design for Boolean Logic In-Memory Computing","display_name":"An Aging-Aware CMOS SRAM Structure Design for Boolean Logic In-Memory Computing","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3209241100","doi":"https://doi.org/10.1109/dft52944.2021.9568343","mag":"3209241100"},"language":"en","primary_location":{"id":"doi:10.1109/dft52944.2021.9568343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft52944.2021.9568343","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Wei Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011277985","display_name":"Yuguang Chen","orcid":"https://orcid.org/0000-0003-4520-5395"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Guang Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037578879","display_name":"Po-Yeh Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yeh Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4068,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.61664786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7667070627212524},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7657735347747803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.674717903137207},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.625700831413269},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49008190631866455},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47684967517852783},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.41467106342315674},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4029926657676697},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2762300372123718},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2305140495300293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15074726939201355},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14737018942832947},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0775558352470398}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7667070627212524},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7657735347747803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.674717903137207},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.625700831413269},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49008190631866455},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47684967517852783},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.41467106342315674},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4029926657676697},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2762300372123718},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2305140495300293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15074726939201355},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14737018942832947},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0775558352470398}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft52944.2021.9568343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft52944.2021.9568343","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[{"id":"https://openalex.org/G1416997706","display_name":null,"funder_award_id":"MOST 108-2221-E-008-075-MY3,MOST 108-2221-E-008-051-MY3,MOST 109-2221-E-008-069-MY2,MOST 109-2224-E-007-005,MOST 110-2218-E-002-034-MBK,MOST 110-2221-E-008-099-MY3","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1512714687","https://openalex.org/W2098045174","https://openalex.org/W2158245653","https://openalex.org/W2514339946","https://openalex.org/W2620589294","https://openalex.org/W2750392872","https://openalex.org/W2773449442","https://openalex.org/W2775637085","https://openalex.org/W2781857877","https://openalex.org/W2789554134","https://openalex.org/W2887173636","https://openalex.org/W3104353813"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W4400386354","https://openalex.org/W2120538654","https://openalex.org/W2058541779","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W3006681749","https://openalex.org/W2809889545"],"abstract_inverted_index":{"In-memory":[0],"computing":[1],"(IMC),":[2],"which":[3,29,79],"processes":[4],"data":[5],"directly":[6],"in":[7,67],"memory":[8],"arrays":[9],"through":[10],"analog":[11],"signal":[12],"capture,":[13],"provides":[14],"fast":[15],"and":[16,61],"efficient":[17],"Boolean":[18,37],"logic":[19],"computation.":[20],"One":[21],"of":[22,53],"such":[23],"a":[24,72,94],"structure":[25,78],"is":[26],"SRAM-based":[27],"IMC,":[28],"uses":[30,80],"the":[31,40,51,54,59,64,85,99],"discharge":[32],"amplitude":[33],"to":[34,62,83],"realize":[35],"various":[36],"functions.":[38],"However,":[39],"PVT":[41],"variations":[42],"as":[43,45],"well":[44],"aging":[46],"effects":[47,87],"will":[48],"seriously":[49],"impact":[50],"accuracy":[52,60],"IMC":[55,77],"results.":[56],"To":[57],"improve":[58],"extend":[63],"system":[65],"lifetime,":[66],"this":[68],"paper":[69],"we":[70],"propose":[71],"novel":[73],"8T":[74],"CMOS":[75],"SRAM":[76],"supplemental":[81],"transistors":[82],"tolerance":[84],"PBTI":[86],"on":[88],"NMOS":[89],"transistors.":[90],"Experimental":[91],"results":[92],"show":[93],"significant":[95],"lifetime":[96],"extension":[97],"with":[98],"proposed":[100],"method.":[101]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}