{"id":"https://openalex.org/W3209703278","doi":"https://doi.org/10.1109/dft52944.2021.9568342","title":"SEU Evaluation of Hardened-by-Replication Software in RISC- V Soft Processor","display_name":"SEU Evaluation of Hardened-by-Replication Software in RISC- V Soft Processor","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3209703278","doi":"https://doi.org/10.1109/dft52944.2021.9568342","mag":"3209703278"},"language":"en","primary_location":{"id":"doi:10.1109/dft52944.2021.9568342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft52944.2021.9568342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018567565","display_name":"Corrado De Sio","orcid":"https://orcid.org/0000-0003-4212-3052"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Corrado De Sio","raw_affiliation_strings":["Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004083312","display_name":"Sarah Azimi","orcid":"https://orcid.org/0000-0002-9169-6140"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sarah Azimi","raw_affiliation_strings":["Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019244323","display_name":"Andrea Portaluri","orcid":"https://orcid.org/0000-0002-3597-1523"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Portaluri","raw_affiliation_strings":["Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica (DAUIN), Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5018567565"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.2357,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.88341129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7579273581504822},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7275850772857666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6019306182861328},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.547357976436615},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5400716662406921},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.47643524408340454},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4748009741306305},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.4567616283893585},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.43711990118026733},{"id":"https://openalex.org/keywords/replication","display_name":"Replication (statistics)","score":0.43017563223838806},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42072880268096924},{"id":"https://openalex.org/keywords/software-fault-tolerance","display_name":"Software fault tolerance","score":0.4189905822277069},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37721914052963257},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.3510968089103699},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3273276090621948},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3157673180103302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31161588430404663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26108449697494507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12416848540306091}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7579273581504822},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7275850772857666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6019306182861328},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.547357976436615},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5400716662406921},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.47643524408340454},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4748009741306305},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.4567616283893585},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.43711990118026733},{"id":"https://openalex.org/C12590798","wikidata":"https://www.wikidata.org/wiki/Q3933199","display_name":"Replication (statistics)","level":2,"score":0.43017563223838806},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42072880268096924},{"id":"https://openalex.org/C50712370","wikidata":"https://www.wikidata.org/wiki/Q4269346","display_name":"Software fault tolerance","level":3,"score":0.4189905822277069},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37721914052963257},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.3510968089103699},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3273276090621948},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3157673180103302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31161588430404663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26108449697494507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12416848540306091},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft52944.2021.9568342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft52944.2021.9568342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1983736918","https://openalex.org/W2034593585","https://openalex.org/W2049041102","https://openalex.org/W2100464160","https://openalex.org/W2127697761","https://openalex.org/W2137164720","https://openalex.org/W2557442747","https://openalex.org/W2604465481","https://openalex.org/W2753954328","https://openalex.org/W2895527868","https://openalex.org/W2900567726","https://openalex.org/W2912412330","https://openalex.org/W2913135501","https://openalex.org/W2944028880","https://openalex.org/W2982379822","https://openalex.org/W3000526562","https://openalex.org/W3023961462","https://openalex.org/W3040087426","https://openalex.org/W3046320443","https://openalex.org/W3081367468","https://openalex.org/W3122141613","https://openalex.org/W6987144925"],"related_works":["https://openalex.org/W2622269177","https://openalex.org/W1523508240","https://openalex.org/W2044069930","https://openalex.org/W2102538861","https://openalex.org/W2122334461","https://openalex.org/W2078707653","https://openalex.org/W2165400042","https://openalex.org/W4211237868","https://openalex.org/W2086616086","https://openalex.org/W1553526993"],"abstract_inverted_index":{"The":[0,116],"interest":[1],"of":[2,16,90,102,118,124,158],"the":[3,12,27,50,68,71,88,108,119,125,135,146,156,159,163],"space":[4],"industry":[5],"around":[6],"soft":[7,22,92,110],"processors":[8,23],"is":[9,74,185],"increasing.":[10],"However,":[11],"advantages":[13],"in":[14,85,145],"terms":[15],"costs":[17],"and":[18,52,61,121,137,149],"customizability":[19],"provided":[20],"by":[21,26,31],"are":[24,82,128],"countered":[25],"reliability":[28,100,117,168,174],"issues":[29],"deriving":[30],"Single":[32,36],"Event":[33,37],"Effects,":[34],"especially":[35],"Upsets.":[38],"Several":[39],"techniques":[40],"have":[41],"been":[42],"proposed":[43],"to":[44,63,77],"tackle":[45],"these":[46],"issues,":[47],"both":[48,133],"at":[49,134,162],"hardware-":[51],"software":[53,126,136,164],"levels.":[54],"Software":[55],"approaches":[56],"rely":[57],"on":[58,107,113],"replicating":[59],"data":[60],"computations":[62],"cope":[64],"with":[65,188],"SEUs":[66],"affecting":[67],"memory":[69,148],"where":[70],"binary":[72],"code":[73],"stored.":[75],"Thanks":[76],"open":[78],"licenses,":[79],"RISC-V":[80],"solutions":[81],"steadily":[83],"growing":[84],"popularity":[86],"among":[87],"set":[89],"available":[91],"processors.":[93],"In":[94],"this":[95],"works,":[96],"we":[97],"present":[98],"a":[99],"evaluation":[101],"four":[103],"different":[104],"benchmarks":[105,127],"running":[106],"RI5CY":[109],"processor":[111],"implemented":[112],"SRAM-based":[114],"FPGAs.":[115],"baseline":[120],"hardened-by-replication":[122],"versions":[123],"evaluated":[129],"against":[130,169,175],"SEUs-induced":[131],"faults":[132,171],"hardware":[138,189],"architecture":[139],"levels":[140],"through":[141],"fault":[142],"injection":[143],"campaigns":[144],"microprocessor":[147],"configuration":[150],"memory,":[151],"respectively.":[152],"Results":[153],"assess":[154],"how":[155],"adoption":[157],"hardening-by-replication":[160],"technique":[161],"level":[165],"slightly":[166],"improves":[167],"software-related":[170],"but":[172],"degrades":[173],"architectural":[176],"faults,":[177],"making":[178],"it":[179,184],"an":[180],"inefficient":[181],"solution":[182],"when":[183],"not":[186],"combined":[187],"robustness.":[190]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-19T08:26:33.389920","created_date":"2025-10-10T00:00:00"}