{"id":"https://openalex.org/W3211250102","doi":"https://doi.org/10.1109/dft52944.2021.9568306","title":"On the Impact of Electrical Masking and Timing Analysis on Soft Error Rate Estimation in Deep Submicron Technologies","display_name":"On the Impact of Electrical Masking and Timing Analysis on Soft Error Rate Estimation in Deep Submicron Technologies","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3211250102","doi":"https://doi.org/10.1109/dft52944.2021.9568306","mag":"3211250102"},"language":"en","primary_location":{"id":"doi:10.1109/dft52944.2021.9568306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft52944.2021.9568306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039792365","display_name":"Pelopidas Tsoumanis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Pelopidas Tsoumanis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009316258","display_name":"Georgios-Ioannis Paliaroutis","orcid":"https://orcid.org/0000-0002-4897-0634"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios-Ioannis Paliaroutis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018018630","display_name":"George Stamoulis","orcid":"https://orcid.org/0009-0006-3562-2274"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Stamoulis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039792365"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.3036,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57509505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8839958906173706},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.791724681854248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6753509044647217},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.610746443271637},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5616313815116882},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.549175500869751},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5295295119285583},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5188380479812622},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5116615295410156},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4869712293148041},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4726136028766632},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43200206756591797},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41084447503089905},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2049987018108368},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1591666042804718},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10593822598457336},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07787129282951355}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8839958906173706},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.791724681854248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6753509044647217},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.610746443271637},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5616313815116882},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.549175500869751},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5295295119285583},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5188380479812622},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5116615295410156},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4869712293148041},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4726136028766632},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43200206756591797},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41084447503089905},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2049987018108368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1591666042804718},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10593822598457336},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07787129282951355},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft52944.2021.9568306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft52944.2021.9568306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/80176","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/80176","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1979296439","https://openalex.org/W1981113618","https://openalex.org/W1984588379","https://openalex.org/W2100219166","https://openalex.org/W2117115814","https://openalex.org/W2130940980","https://openalex.org/W2131171880","https://openalex.org/W2146802428","https://openalex.org/W2149041233","https://openalex.org/W2167950192","https://openalex.org/W2169213530","https://openalex.org/W2320669799","https://openalex.org/W2371926119","https://openalex.org/W3000090511","https://openalex.org/W3144921385","https://openalex.org/W6679395617","https://openalex.org/W6700687067"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W2090025763","https://openalex.org/W2535854306","https://openalex.org/W1996241861","https://openalex.org/W2166056129","https://openalex.org/W2170534122","https://openalex.org/W3179888111","https://openalex.org/W3141764359","https://openalex.org/W2041054332"],"abstract_inverted_index":{"Soft":[0,26],"errors":[1],"constitute":[2],"a":[3,32,46,59],"crucial":[4],"reliability":[5],"concern":[6],"for":[7],"the":[8,13,25,68,71,91,95],"Integrated":[9],"Circuits":[10],"(ICs)":[11],"as":[12,94],"continuous":[14],"CMOS":[15],"technology":[16],"downscaling":[17],"renders":[18],"them":[19],"vulnerable":[20],"to":[21,35,51,85],"radiation-induced":[22],"hazards.":[23],"Therefore,":[24],"Error":[27],"Rate":[28],"(SER)":[29],"evaluation":[30],"represents":[31],"necessary":[33],"process":[34],"design":[36],"radiation-hardened":[37],"ICs.":[38],"A":[39],"SPICE-oriented":[40],"electrical":[41],"masking":[42],"analysis,":[43],"combined":[44],"with":[45,83],"TCAD":[47],"characterization":[48],"process,":[49],"contributes":[50],"an":[52],"accurate":[53],"SER":[54,66,92],"estimation.":[55],"The":[56],"impact":[57],"of":[58,70],"Static":[60],"Timing":[61],"Analysis":[62],"(STA)":[63],"methodology":[64],"on":[65,79],"and":[67,87],"consideration":[69],"actual":[72],"interconnect":[73],"delay":[74],"are":[75],"discussed.":[76],"Experimental":[77],"results":[78],"various":[80],"benchmarks,":[81],"synthesized":[82],"respect":[84],"45nm":[86],"15nm":[88],"technology,":[89],"indicate":[90],"variation":[93],"device":[96],"scales":[97],"down.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}