{"id":"https://openalex.org/W3104605387","doi":"https://doi.org/10.1109/dft50435.2020.9250843","title":"Sensing with Memristive Complementary Resistive Switch: Modelling and Simulations","display_name":"Sensing with Memristive Complementary Resistive Switch: Modelling and Simulations","publication_year":2020,"publication_date":"2020-10-19","ids":{"openalex":"https://openalex.org/W3104605387","doi":"https://doi.org/10.1109/dft50435.2020.9250843","mag":"3104605387"},"language":"en","primary_location":{"id":"doi:10.1109/dft50435.2020.9250843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft50435.2020.9250843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://radar.brookes.ac.uk/radar/file/7993f32e-2ab8-4f56-9445-96d2978a02c9/1/Sensing with memristive complementary resistive switch - 2020 - Gupta et al.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089623064","display_name":"Vishal Gupta","orcid":"https://orcid.org/0000-0002-2909-902X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vishal Gupta","raw_affiliation_strings":["Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","Electronic Engineering, University of Rome \"Tor Vergata\", Italy"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering, University of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000523929","display_name":"Danilo Pellegrini","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Danilo Pellegrini","raw_affiliation_strings":["Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","Electronic Engineering, University of Rome \"Tor Vergata\", Italy"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering, University of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074282193","display_name":"Saurabh Khandelwal","orcid":"https://orcid.org/0000-0001-7992-3390"},"institutions":[{"id":"https://openalex.org/I124261462","display_name":"Oxford Brookes University","ror":"https://ror.org/04v2twj65","country_code":"GB","type":"education","lineage":["https://openalex.org/I124261462"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Saurabh Khandelwal","raw_affiliation_strings":["School of ECM, Oxford Brookes University, UK"],"affiliations":[{"raw_affiliation_string":"School of ECM, Oxford Brookes University, UK","institution_ids":["https://openalex.org/I124261462"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076588539","display_name":"Abusaleh Jabir","orcid":null},"institutions":[{"id":"https://openalex.org/I124261462","display_name":"Oxford Brookes University","ror":"https://ror.org/04v2twj65","country_code":"GB","type":"education","lineage":["https://openalex.org/I124261462"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Abusaleh Jabir","raw_affiliation_strings":["School of ECM, Oxford Brookes University, UK"],"affiliations":[{"raw_affiliation_string":"School of ECM, Oxford Brookes University, UK","institution_ids":["https://openalex.org/I124261462"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062989429","display_name":"Eugenio Martinelli","orcid":"https://orcid.org/0000-0002-6673-2066"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Eugenio Martinelli","raw_affiliation_strings":["Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","Electronic Engineering, University of Rome \"Tor Vergata\", Italy"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering, University of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Corrado Di Natale","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Corrado Di Natale","raw_affiliation_strings":["Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","Electronic Engineering, University of Rome \"Tor Vergata\", Italy"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering, University of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","Electronic Engineering, University of Rome \"Tor Vergata\", Italy"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Electronic Engineering, University of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5089623064"],"corresponding_institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"],"apc_list":null,"apc_paid":null,"fwci":0.104,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.45084004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9309778213500977},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7394251823425293},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.7012721300125122},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6720858216285706},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6028422713279724},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5931525230407715},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5885409116744995},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.564232587814331},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5297872424125671},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4803963005542755},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33444616198539734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18729156255722046},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1412046253681183}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9309778213500977},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7394251823425293},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.7012721300125122},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6720858216285706},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6028422713279724},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5931525230407715},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5885409116744995},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.564232587814331},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5297872424125671},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4803963005542755},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33444616198539734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18729156255722046},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1412046253681183},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dft50435.2020.9250843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft50435.2020.9250843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:tle:7993f32e-2ab8-4f56-9445-96d2978a02c9:afee126f-04b2-41a9-a6dd-b29b7c6c20ab:1","is_oa":true,"landing_page_url":"https://radar.brookes.ac.uk/radar/items/7993f32e-2ab8-4f56-9445-96d2978a02c9/1/","pdf_url":"https://radar.brookes.ac.uk/radar/file/7993f32e-2ab8-4f56-9445-96d2978a02c9/1/Sensing with memristive complementary resistive switch - 2020 - Gupta et al.pdf","source":{"id":"https://openalex.org/S4306400541","display_name":"Radar (Oxford Brookes University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I124261462","host_organization_name":"Oxford Brookes University","host_organization_lineage":["https://openalex.org/I124261462"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Sensing with memristive complementary resistive switch: Modelling and simulations","raw_type":"conference paper"},{"id":"pmh:oai:art.torvergata.it:2108/290989","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/290989","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:tle:7993f32e-2ab8-4f56-9445-96d2978a02c9:afee126f-04b2-41a9-a6dd-b29b7c6c20ab:1","is_oa":true,"landing_page_url":"https://radar.brookes.ac.uk/radar/items/7993f32e-2ab8-4f56-9445-96d2978a02c9/1/","pdf_url":"https://radar.brookes.ac.uk/radar/file/7993f32e-2ab8-4f56-9445-96d2978a02c9/1/Sensing with memristive complementary resistive switch - 2020 - Gupta et al.pdf","source":{"id":"https://openalex.org/S4306400541","display_name":"Radar (Oxford Brookes University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I124261462","host_organization_name":"Oxford Brookes University","host_organization_lineage":["https://openalex.org/I124261462"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Sensing with memristive complementary resistive switch: Modelling and simulations","raw_type":"conference paper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3104605387.pdf"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1997629593","https://openalex.org/W2008901850","https://openalex.org/W2011732006","https://openalex.org/W2013055927","https://openalex.org/W2064756415","https://openalex.org/W2081729575","https://openalex.org/W2086678031","https://openalex.org/W2112181056","https://openalex.org/W2139580250","https://openalex.org/W2153690880","https://openalex.org/W2161330443","https://openalex.org/W2162651880","https://openalex.org/W2249930715","https://openalex.org/W2335636709","https://openalex.org/W2603064927","https://openalex.org/W2732297053","https://openalex.org/W2760044017","https://openalex.org/W2802223859","https://openalex.org/W2806554560","https://openalex.org/W2908762226","https://openalex.org/W2949477452","https://openalex.org/W2971154670","https://openalex.org/W2972895836","https://openalex.org/W2977988879","https://openalex.org/W3106114372","https://openalex.org/W4251278974","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W3005999147","https://openalex.org/W2035017065","https://openalex.org/W2105831835","https://openalex.org/W2094066961","https://openalex.org/W2015497999","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2323645878","https://openalex.org/W2285231005"],"abstract_inverted_index":{"Sensors":[0],"give":[1],"factual":[2],"and":[3,27,54,110,115,124],"process":[4],"information":[5],"about":[6],"the":[7,43,77,87,108,120],"environment":[8],"or":[9],"other":[10],"physical":[11],"phenomena.":[12],"Sensing":[13],"using":[14,61],"memristors":[15],"has":[16],"been":[17],"recently":[18],"introduced":[19],"for":[20,23,59,90],"its":[21],"potential":[22],"high":[24],"density":[25],"integration":[26],"miniaturization.":[28],"Complementary":[29],"Resistive":[30],"Switch":[31],"(CRS)":[32],"based":[33],"sensor":[34,117],"provides":[35],"an":[36],"extremely":[37],"efficient":[38],"crossbar":[39],"array":[40],"that":[41,75],"reduces":[42],"sneak":[44],"current.":[45],"The":[46,104],"objective":[47],"of":[48,72,80,113,122,127],"this":[49],"paper":[50],"is":[51],"to":[52,100],"introduce":[53,67],"evaluate":[55],"a":[56,68],"circuit":[57],"model":[58,74,89],"sensing":[60,78,92],"memristive":[62],"complementary":[63],"resistive":[64],"switch.":[65],"We":[66],"reliable":[69],"SPICE":[70,88],"implementation":[71],"memristor":[73,114],"captures":[76],"behaviour":[79,112],"memristor.":[81],"Our":[82],"simulation":[83],"results":[84,105],"also":[85,106],"validate":[86],"CRS":[91,116],"architecture,":[93],"whose":[94],"parameters":[95],"could":[96],"be":[97],"easily":[98],"adapted":[99],"match":[101],"experimental":[102],"data.":[103],"investigate":[107],"sensitivity":[109],"device":[111,118],"in":[119],"presence":[121],"oxidizing":[123],"reducing":[125],"gases":[126],"different":[128],"concentration.":[129]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2020-11-23T00:00:00"}