{"id":"https://openalex.org/W3107228478","doi":"https://doi.org/10.1109/dft50435.2020.9250778","title":"Improving a Test Set to Cover Test Holes by Detecting Gate-Exhaustive Faults","display_name":"Improving a Test Set to Cover Test Holes by Detecting Gate-Exhaustive Faults","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3107228478","doi":"https://doi.org/10.1109/dft50435.2020.9250778","mag":"3107228478"},"language":"en","primary_location":{"id":"doi:10.1109/dft50435.2020.9250778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft50435.2020.9250778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16957027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7212203741073608},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.6420652270317078},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6292294263839722},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5231139063835144},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4945168197154999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46589410305023193},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4279940724372864},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4178977310657501},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3572061359882355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3379243314266205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33461278676986694},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2955806851387024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17718574404716492},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10855534672737122}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7212203741073608},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.6420652270317078},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6292294263839722},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5231139063835144},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4945168197154999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46589410305023193},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4279940724372864},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4178977310657501},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3572061359882355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3379243314266205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33461278676986694},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2955806851387024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17718574404716492},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10855534672737122},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft50435.2020.9250778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft50435.2020.9250778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1822750977","https://openalex.org/W1992984946","https://openalex.org/W2100272339","https://openalex.org/W2102556246","https://openalex.org/W2131041854","https://openalex.org/W2137098997","https://openalex.org/W2162464888","https://openalex.org/W3007870148","https://openalex.org/W6648622818","https://openalex.org/W6675373693","https://openalex.org/W6680053043","https://openalex.org/W6683803108"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2341817401","https://openalex.org/W2408214455","https://openalex.org/W2128148266","https://openalex.org/W1493811107","https://openalex.org/W2118133071","https://openalex.org/W2119780831","https://openalex.org/W3038280805"],"abstract_inverted_index":{"Gate-exhaustive":[0],"faults":[1,17,25,31,35,47,76,100],"were":[2],"used":[3],"in":[4,59,93],"an":[5],"earlier":[6],"work":[7],"to":[8,53,103],"address":[9],"test":[10,21,55,79,82],"holes":[11,80],"that":[12],"are":[13,18,32,36,48],"created":[14],"when":[15],"target":[16,24,30,42,99],"undetectable.":[19],"After":[20],"generation":[22,83],"for":[23,38,45,77,98],"is":[26],"complete,":[27],"and":[28,51],"undetectable":[29,41],"identified,":[33],"gate-exhaustive":[34,46,75,110],"selected":[37,109],"gates":[39],"with":[40,66],"faults.":[43,111],"Tests":[44],"then":[49],"generated":[50],"added":[52],"the":[54,60,67,72,86,105,108,115,118],"set.":[56],"The":[57,90],"increase":[58,104],"number":[61,87],"of":[62,74,88,107,117],"tests":[63,97],"varies":[64],"significantly":[65],"circuit.":[68],"This":[69],"paper":[70,95],"studies":[71],"use":[73],"addressing":[78],"post":[81],"without":[84],"increasing":[85],"tests.":[89],"procedure":[91],"described":[92],"this":[94],"modifies":[96],"so":[101],"as":[102],"coverage":[106],"Experimental":[112],"results":[113],"demonstrate":[114],"effectiveness":[116],"procedure.":[119]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2020-12-07T00:00:00"}