{"id":"https://openalex.org/W2981452903","doi":"https://doi.org/10.1109/dft.2019.8875490","title":"High Performance Memory Repair","display_name":"High Performance Memory Repair","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2981452903","doi":"https://doi.org/10.1109/dft.2019.8875490","mag":"2981452903"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2019.8875490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875490","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080731156","display_name":"Feroze Merchant","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Feroze Merchant","raw_affiliation_strings":["Intel Corporation, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028697084","display_name":"Anandraj Devarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anandraj Devarajan","raw_affiliation_strings":["Intel Corporation, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011941985","display_name":"Anik Basu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anik Basu","raw_affiliation_strings":["Intel Corporation, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047285011","display_name":"Dave Ashen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dave Ashen","raw_affiliation_strings":["Intel Corporation, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003437530","display_name":"Brandon Yelton","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brandon Yelton","raw_affiliation_strings":["Intel Corporation, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018353269","display_name":"Prashant D. Joshi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prashant D. Joshi","raw_affiliation_strings":["Intel Corporation, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5080731156"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13501174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6242212653160095}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6242212653160095}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2019.8875490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875490","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W646173351","https://openalex.org/W1702767802","https://openalex.org/W2010401603","https://openalex.org/W2079486027","https://openalex.org/W2104509890","https://openalex.org/W2109824347","https://openalex.org/W2148518536","https://openalex.org/W2527967434","https://openalex.org/W2789496171","https://openalex.org/W2803075666"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"As":[0],"process":[1,107],"technology":[2],"dimensions":[3],"shrink,":[4],"manufacturing":[5],"defect":[6],"density":[7],"is":[8],"increasing,":[9],"adversely":[10],"impacting":[11],"product":[12],"yield.":[13],"Products":[14],"have":[15],"typically":[16],"built":[17],"redundancy":[18,32],"and":[19,33],"repair":[20,40,94],"features":[21],"in":[22,43,105],"SRAM.":[23],"Register":[24],"File":[25],"arrays":[26],"(RFs)":[27],"can":[28,47],"also":[29,48],"benefit":[30],"from":[31],"repair.":[34],"There":[35],"are":[36],"various":[37],"types":[38],"of":[39,65,75,114],"techniques":[41,56],"used":[42],"SRAMs":[44],"today":[45],"which":[46],"be":[49],"employed":[50],"on":[51,78,84],"RFs.":[52],"However":[53],"all":[54],"known":[55],"(column,":[57],"row,":[58],"1-bit,":[59],"multi-bit)":[60],"incur":[61],"a":[62,92,111,118],"performance":[63,100,112],"loss":[64],"at":[66],"least":[67],"two":[68],"gate":[69,119],"delays":[70],"due":[71],"to":[72],"the":[73,79,85],"addition":[74],"logic":[76],"either":[77],"memory":[80],"address":[81],"path":[82],"or":[83],"read":[86],"output":[87],"path.":[88],"This":[89],"paper":[90],"describes":[91],"row":[93],"scheme":[95],"that":[96],"incurs":[97],"virtually":[98],"no":[99],"penalty.":[101],"In":[102],"simulations":[103],"conducted":[104],"recent":[106],"nodes,":[108],"we":[109],"noted":[110],"impact":[113],"less":[115],"than":[116],"half":[117],"delay":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}