{"id":"https://openalex.org/W2981537656","doi":"https://doi.org/10.1109/dft.2019.8875487","title":"Testing of In-Memory-Computing 8T SRAMs","display_name":"Testing of In-Memory-Computing 8T SRAMs","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2981537656","doi":"https://doi.org/10.1109/dft.2019.8875487","mag":"2981537656"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2019.8875487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088012584","display_name":"Tsai-Ling Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsai-Ling Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103419215","display_name":"Chun\u2010Lung Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Lung Hsu","raw_affiliation_strings":["Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087077797","display_name":"Chi-Tien Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Tien Sun","raw_affiliation_strings":["Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.2085,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.92352494,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7652020454406738},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.48054033517837524},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.480175644159317},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.47811880707740784},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.45731234550476074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4460832476615906},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44011157751083374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43887844681739807},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4293964207172394},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42574697732925415},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4110390543937683},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4000546932220459},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12536099553108215},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.08747047185897827}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7652020454406738},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.48054033517837524},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.480175644159317},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.47811880707740784},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.45731234550476074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4460832476615906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44011157751083374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43887844681739807},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4293964207172394},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42574697732925415},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4110390543937683},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4000546932220459},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12536099553108215},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.08747047185897827},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2019.8875487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1909747176","https://openalex.org/W1997117014","https://openalex.org/W2050259762","https://openalex.org/W2078063367","https://openalex.org/W2091819133","https://openalex.org/W2095913060","https://openalex.org/W2105175332","https://openalex.org/W2106246015","https://openalex.org/W2106935654","https://openalex.org/W2117207900","https://openalex.org/W2121938580","https://openalex.org/W2128743367","https://openalex.org/W2155635853","https://openalex.org/W2331783522","https://openalex.org/W2532561498","https://openalex.org/W2591601611","https://openalex.org/W2593172471","https://openalex.org/W2615320339","https://openalex.org/W2771238178","https://openalex.org/W2775637085","https://openalex.org/W2793009352","https://openalex.org/W2964176059","https://openalex.org/W2966878541","https://openalex.org/W3104353813"],"related_works":["https://openalex.org/W1575240748","https://openalex.org/W3180803030","https://openalex.org/W2993507867","https://openalex.org/W1970751325","https://openalex.org/W3025845664","https://openalex.org/W4297924271","https://openalex.org/W3163143851","https://openalex.org/W1837030695","https://openalex.org/W2012416568","https://openalex.org/W2768900401"],"abstract_inverted_index":{"To":[0],"cope":[1],"with":[2,67],"the":[3,10,23,28,32,40,44,104],"memory":[4,24,41,82],"wall":[5],"of":[6,103],"von-Neumann":[7],"computing":[8,85],"architecture,":[9],"in-memory-computing":[11],"(IMC)":[12],"architecture":[13,19],"has":[14],"been":[15],"proposed.":[16],"The":[17,74],"IMC":[18,48,64,75,105],"embeds":[20],"logic":[21,38,72],"into":[22,39],"array":[25,42],"to":[26,94],"reduce":[27],"data":[29],"transfer":[30],"between":[31],"processor":[33],"and":[34,70,84,99],"memory.":[35],"However,":[36],"embedding":[37],"increases":[43],"test":[45,61,90],"complexity.":[46],"Various":[47],"static":[49],"random":[50],"access":[51],"memories":[52],"(SRAMs)":[53],"were":[54],"reported.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59],"propose":[60],"method":[62],"for":[63],"8T":[65,76,106],"SRAMs":[66,77],"NAND,":[68],"NOR,":[69],"XOR":[71],"operations.":[73],"should":[78],"be":[79],"tested":[80],"in":[81],"mode":[83],"mode.":[86],"A":[87],"March":[88],"C-8":[89],"algorithm":[91],"is":[92],"proposed":[93],"cover":[95],"typical":[96],"functional":[97],"faults":[98,102],"process":[100],"variation-induced":[101],"SRAMs.":[107]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}