{"id":"https://openalex.org/W2980835766","doi":"https://doi.org/10.1109/dft.2019.8875468","title":"Simulating Wear-out Effects of Asymmetric Multicores at the Architecture Level","display_name":"Simulating Wear-out Effects of Asymmetric Multicores at the Architecture Level","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2980835766","doi":"https://doi.org/10.1109/dft.2019.8875468","mag":"2980835766"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2019.8875468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/files/124397927/dft_19_pure.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067900257","display_name":"Nikos Foutris","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nikos Foutris","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108082735","display_name":"Christos Kotselidis","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christos Kotselidis","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026069638","display_name":"Mikel Luj\u00e1n","orcid":"https://orcid.org/0000-0002-0842-1083"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mikel Lujan","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10528064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.7893023490905762},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.74775230884552},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.618769645690918},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5595676302909851},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5121219158172607},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.4907268285751343},{"id":"https://openalex.org/keywords/thermal-management-of-electronic-devices-and-systems","display_name":"Thermal management of electronic devices and systems","score":0.47036004066467285},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4481092691421509},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4300594627857208},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3916706442832947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25250232219696045},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.14608672261238098},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.13186964392662048}],"concepts":[{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.7893023490905762},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.74775230884552},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.618769645690918},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5595676302909851},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5121219158172607},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.4907268285751343},{"id":"https://openalex.org/C114834414","wikidata":"https://www.wikidata.org/wiki/Q15477170","display_name":"Thermal management of electronic devices and systems","level":2,"score":0.47036004066467285},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4481092691421509},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4300594627857208},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3916706442832947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25250232219696045},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.14608672261238098},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.13186964392662048},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dft.2019.8875468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire/649e632e-417b-4ea0-88ff-0e45cd130757","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/649e632e-417b-4ea0-88ff-0e45cd130757","pdf_url":"https://research.manchester.ac.uk/files/124397927/dft_19_pure.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Foutris, N, Kotselidis, C & Luj\u00e1n, M 2019, Simulating Wear-out Effects of Asymmetric Multicores at the Architecture Level. in 32nd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/649e632e-417b-4ea0-88ff-0e45cd130757","is_oa":true,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/simulating-wearout-effects-of-asymmetric-multicores-at-the-architecture-level(649e632e-417b-4ea0-88ff-0e45cd130757).html","pdf_url":"https://pure.manchester.ac.uk/ws/files/124397927/dft_19_pure.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Foutris, N, Kotselidis, C & Luj\u00e1n, M 2019, Simulating Wear-out Effects of Asymmetric Multicores at the Architecture Level. in 32nd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE.","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/649e632e-417b-4ea0-88ff-0e45cd130757","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/649e632e-417b-4ea0-88ff-0e45cd130757","pdf_url":"https://research.manchester.ac.uk/files/124397927/dft_19_pure.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Foutris, N, Kotselidis, C & Luj\u00e1n, M 2019, Simulating Wear-out Effects of Asymmetric Multicores at the Architecture Level. in 32nd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE.","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2980835766.pdf","grobid_xml":"https://content.openalex.org/works/W2980835766.grobid-xml"},"referenced_works_count":36,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W148021875","https://openalex.org/W1492284851","https://openalex.org/W1815597787","https://openalex.org/W1966361696","https://openalex.org/W1978994530","https://openalex.org/W2009964586","https://openalex.org/W2025338205","https://openalex.org/W2026221143","https://openalex.org/W2065425900","https://openalex.org/W2074077900","https://openalex.org/W2082973036","https://openalex.org/W2097501715","https://openalex.org/W2099746875","https://openalex.org/W2104114347","https://openalex.org/W2108642736","https://openalex.org/W2121319784","https://openalex.org/W2125890858","https://openalex.org/W2126394324","https://openalex.org/W2129181227","https://openalex.org/W2142699925","https://openalex.org/W2143821614","https://openalex.org/W2147657366","https://openalex.org/W2168768336","https://openalex.org/W2170382128","https://openalex.org/W2171506849","https://openalex.org/W2323020055","https://openalex.org/W2344601583","https://openalex.org/W2346533423","https://openalex.org/W2347205803","https://openalex.org/W2550337868","https://openalex.org/W2572986825","https://openalex.org/W3217153269","https://openalex.org/W4233774062","https://openalex.org/W4239927061","https://openalex.org/W6732135296"],"related_works":["https://openalex.org/W2053233382","https://openalex.org/W2034080945","https://openalex.org/W2337334590","https://openalex.org/W2006898677","https://openalex.org/W167642385","https://openalex.org/W2162366020","https://openalex.org/W912168359","https://openalex.org/W1030923862","https://openalex.org/W2345792680","https://openalex.org/W2766464071"],"abstract_inverted_index":{"As":[0,39,100],"the":[1,26,31,36,54,71,78,105,108,111],"silicon":[2],"industry":[3],"moves":[4],"into":[5],"deep":[6],"nanoscale":[7],"technologies,":[8],"preserving":[9],"Mean":[10],"Time":[11],"to":[12,45,66,89,117],"Failure":[13],"at":[14],"acceptable":[15],"levels":[16],"becomes":[17],"a":[18,40,96],"first-order":[19],"challenge.":[20],"The":[21],"operational":[22],"stress,":[23],"along":[24],"with":[25,49,62],"inefficient":[27],"power":[28],"dissipation":[29],"and":[30,110],"unsustainable":[32],"thermal":[33],"thresholds":[34],"increase":[35],"wear-induced":[37],"failures.":[38],"result,":[41],"faster":[42],"wear-out":[43,68],"leads":[44],"earlier":[46],"performance":[47,91],"degradation":[48],"eventual":[50],"device":[51],"breakdown.":[52],"Furthermore,":[53],"proliferation":[55],"of":[56,73,81],"asymmetric":[57,82,129],"multicores":[58],"is":[59],"tightly":[60],"coupled":[61],"an":[63,127],"increasing":[64],"susceptibility":[65],"variable":[67],"rate":[69],"within":[70],"components":[72],"processors.":[74],"This":[75],"paper":[76],"investigates":[77],"reliability":[79,98],"boundaries":[80],"multicores,":[83],"which":[84],"span":[85],"from":[86],"embedded":[87],"systems":[88],"high":[90],"computing":[92],"domains,":[93],"by":[94,121,134],"performing":[95],"continuous-operation":[97],"assessment.":[99],"our":[101],"experimental":[102],"analysis":[103],"illustrates,":[104],"variation":[106],"between":[107],"least":[109],"most":[112],"aged":[113],"hardware":[114],"resource":[115],"equals":[116],"2.6":[118],"years.":[119],"Motivated":[120],"this":[122],"finding,":[123],"we":[124],"show":[125],"that":[126],"MTTF-aware,":[128],"configuration":[130],"prolongs":[131],"its":[132],"lifetime":[133],"21%.":[135]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}