{"id":"https://openalex.org/W2981551676","doi":"https://doi.org/10.1109/dft.2019.8875431","title":"Scatter Scrubbing: A Method to Reduce SEU Repair Time in FPGA Configuration Memory","display_name":"Scatter Scrubbing: A Method to Reduce SEU Repair Time in FPGA Configuration Memory","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2981551676","doi":"https://doi.org/10.1109/dft.2019.8875431","mag":"2981551676"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2019.8875431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103203612","display_name":"Mahsa Mousavi","orcid":"https://orcid.org/0000-0002-3692-709X"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mahsa Mousavi","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045623704","display_name":"Hamid Reza Pourshaghaghi","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hamid Reza Pourshaghaghi","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Henk Corporaal","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Dresden University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dresden University of Technology","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7266,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.72503652,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-scrubbing","display_name":"Data scrubbing","score":0.8456935882568359},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.824256181716919},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6991258263587952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6832495927810669},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5196177363395691},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.44911491870880127},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.42787617444992065},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.413356214761734},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36079272627830505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34934067726135254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13082310557365417},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08516436815261841}],"concepts":[{"id":"https://openalex.org/C89529581","wikidata":"https://www.wikidata.org/wiki/Q5227348","display_name":"Data scrubbing","level":2,"score":0.8456935882568359},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.824256181716919},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6991258263587952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6832495927810669},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5196177363395691},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.44911491870880127},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.42787617444992065},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.413356214761734},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36079272627830505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34934067726135254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13082310557365417},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08516436815261841},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/dft.2019.8875431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2019.8875431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:915586","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=915586","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:library.tue.nl:915586","is_oa":false,"landing_page_url":"http://repository.tue.nl/915586","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/2ab203d8-2775-4735-b09c-952586b7ee14","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/2ab203d8-2775-4735-b09c-952586b7ee14","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mousavi, M, Pourshaghaghi, H R, Corporaal, H & Kumar, A 2019, Scatter scrubbing : a method to reduce SEU repair time in FPGA configuration memory. in 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019., 8875431, Institute of Electrical and Electronics Engineers, Piscataway, 32nd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019, Noordwijk, Netherlands, 2/10/19. https://doi.org/10.1109/DFT.2019.8875431","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.tue.nl:publications/2ab203d8-2775-4735-b09c-952586b7ee14","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85074434318&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mousavi, M, Pourshaghaghi, H R, Corporaal, H & Kumar, A 2019, Scatter scrubbing : a method to reduce SEU repair time in FPGA configuration memory. in 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019., 8875431, Institute of Electrical and Electronics Engineers, Piscataway, 32nd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019, Noordwijk, Netherlands, 2/10/19. https://doi.org/10.1109/DFT.2019.8875431","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/2ab203d8-2775-4735-b09c-952586b7ee14","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/2ab203d8-2775-4735-b09c-952586b7ee14","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1988328380","https://openalex.org/W2010492164","https://openalex.org/W2026478989","https://openalex.org/W2041252144","https://openalex.org/W2044586990","https://openalex.org/W2103415152","https://openalex.org/W2132865476","https://openalex.org/W2150650385","https://openalex.org/W2289595127","https://openalex.org/W2896009776"],"related_works":["https://openalex.org/W2169628522","https://openalex.org/W4252527915","https://openalex.org/W2409287660","https://openalex.org/W2233357156","https://openalex.org/W1976489385","https://openalex.org/W4256317220","https://openalex.org/W1506225852","https://openalex.org/W2141414364","https://openalex.org/W2376514150","https://openalex.org/W3144951481"],"abstract_inverted_index":{"SRAM-based":[0,17],"FPGAs":[1,18],"are":[2,19,29,105],"widely":[3],"used":[4,30],"in":[5,9,31,49,85,176],"many":[6],"critical":[7,101],"systems":[8],"which":[10,157],"dependability":[11],"is":[12,34,53,88],"an":[13,35,124,149],"essential":[14],"factor.":[15],"However,":[16,143],"sensitive":[20,83],"to":[21,38,173,179],"Single":[22],"Event":[23],"Upsets":[24],"(SEUs),":[25],"especially":[26,138],"when":[27],"they":[28,55],"space.":[32],"Scrubbing":[33],"effective":[36],"technique":[37],"protect":[39],"FPGA":[40,93,111,170],"Configuration":[41],"Memory":[42],"(CM)":[43],"against":[44],"SEUs.":[45],"One":[46],"major":[47],"hurdle":[48],"read-back":[50],"scrubbing":[51,120],"techniques":[52],"that":[54,74],"suffer":[56],"from":[57],"long":[58],"Mean":[59],"Time":[60],"To":[61],"Repair":[62],"(MTTR).":[63],"In":[64],"this":[65],"paper,":[66],"we":[67,133,147,158],"propose":[68],"scatter":[69],"scrubbing,":[70],"a":[71,116,162],"new":[72],"method":[73,152],"reduces":[75],"MTTR":[76,177],"by":[77],"exploiting":[78],"the":[79,102,110,121,140,154],"locality":[80],"of":[81,109],"SEUs":[82],"bits":[84,104],"CM.":[86],"It":[87],"based":[89,98],"on":[90,99,135],"1)":[91],"splitting":[92],"CM":[94,103],"into":[95],"several":[96],"partitions":[97],"how":[100],"for":[106,119,139,144,168],"proper":[107],"operation":[108],"circuit,":[112],"and":[113,127],"2)":[114],"deriving":[115],"smart":[117],"schedule":[118],"partitions.":[122],"Finding":[123],"optimal":[125,155],"partition":[126],"scheduling":[128],"has":[129],"non-polynomial":[130],"complexity;":[131],"therefore":[132],"rely":[134],"clever":[136],"heuristics,":[137],"first":[141],"step.":[142],"small":[145],"designs,":[146,171],"developed":[148],"accelerated":[150],"brute-force":[151],"giving":[153],"solution,":[156],"can":[159],"use":[160],"as":[161],"reference.":[163],"The":[164],"experimental":[165],"results":[166],"show,":[167],"real":[169],"up":[172],"64%":[174],"reduction":[175],"compared":[178],"state-of-the-art":[180],"techniques.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}