{"id":"https://openalex.org/W2909661628","doi":"https://doi.org/10.1109/dft.2018.8602981","title":"45nm Bit-Interleaving Differential 10T Low Leakage FinFET Based SRAM with Column-Wise Write Access Control","display_name":"45nm Bit-Interleaving Differential 10T Low Leakage FinFET Based SRAM with Column-Wise Write Access Control","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2909661628","doi":"https://doi.org/10.1109/dft.2018.8602981","mag":"2909661628"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2018.8602981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089623064","display_name":"Vishal Gupta","orcid":"https://orcid.org/0000-0002-2909-902X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vishal Gupta","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074282193","display_name":"Saurabh Khandelwal","orcid":"https://orcid.org/0000-0001-7992-3390"},"institutions":[{"id":"https://openalex.org/I191366470","display_name":"ITM University","ror":"https://ror.org/004pc5924","country_code":"IN","type":"education","lineage":["https://openalex.org/I191366470"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saurabh Khandelwal","raw_affiliation_strings":["Department of Electronics and Communication, ITM University, Gwalior, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, ITM University, Gwalior, India","institution_ids":["https://openalex.org/I191366470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081683515","display_name":"Jimson Mathew","orcid":"https://orcid.org/0000-0001-8247-9040"},"institutions":[{"id":"https://openalex.org/I132153292","display_name":"Indian Institute of Technology Patna","ror":"https://ror.org/01ft5vz71","country_code":"IN","type":"education","lineage":["https://openalex.org/I132153292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jimson Mathew","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Patna, Patna, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Patna, Patna, India","institution_ids":["https://openalex.org/I132153292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089623064"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.6438,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.72184891,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8470247983932495},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5549436807632446},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.536659836769104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5327947735786438},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5319198966026306},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.48642516136169434},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.44969069957733154},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4323725700378418},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3315674662590027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2783033549785614},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23496541380882263},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14683115482330322}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8470247983932495},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5549436807632446},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.536659836769104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5327947735786438},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5319198966026306},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.48642516136169434},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.44969069957733154},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4323725700378418},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3315674662590027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2783033549785614},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23496541380882263},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14683115482330322},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2018.8602981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/224871","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/224871","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322257","display_name":"ITM University-Gwalior","ror":"https://ror.org/004pc5924"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1753784006","https://openalex.org/W1966361696","https://openalex.org/W1982515552","https://openalex.org/W2001445315","https://openalex.org/W2008627543","https://openalex.org/W2098286658","https://openalex.org/W2099087448","https://openalex.org/W2106339466","https://openalex.org/W2106484648","https://openalex.org/W2129919086","https://openalex.org/W2144289559","https://openalex.org/W2155743565","https://openalex.org/W2168265508","https://openalex.org/W2184387340","https://openalex.org/W2312947981","https://openalex.org/W2544676522","https://openalex.org/W2760844215","https://openalex.org/W2775385867","https://openalex.org/W4251278974","https://openalex.org/W6615979733"],"related_works":["https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2609881373","https://openalex.org/W4387697157","https://openalex.org/W2172029144","https://openalex.org/W1504951709","https://openalex.org/W4363620538","https://openalex.org/W1970147343"],"abstract_inverted_index":{"On-chip":[0],"SRAM":[1,54,75,87,106,124,138],"array":[2],"occupies":[3],"a":[4,71,82],"large":[5],"area":[6],"in":[7,137],"the":[8,13,23,42,50,53,123],"microprocessor":[9],"ICs.":[10],"This":[11,62],"enforces":[12],"technology":[14,58,99,152],"to":[15],"reach":[16],"nano-scale":[17],"domain.":[18],"In":[19,77],"this":[20,78],"domain,":[21],"minimizing":[22],"short":[24,43],"channel":[25,44],"effects,":[26,45],"leakage":[27,46,94],"current":[28,47],"and":[29,37,48,60,73],"improving":[30,120],"reliability":[31,121],"of":[32,52,122],"memory":[33],"cell":[34,55,88,139],"are":[35],"significant":[36],"challenging.":[38],"FinFET":[39,83],"device":[40],"reduces":[41],"enhances":[49],"performance":[51],"at":[56,97,150],"45nm":[57,98,151],"node":[59],"beyond.":[61],"paper":[63],"presents":[64],"supply":[65],"voltage":[66],"management":[67],"technique":[68],"for":[69,93],"designing":[70],"low-power":[72],"variability-aware":[74],"cell.":[76,125],"paper,":[79],"we":[80],"propose":[81],"based":[84],"differential":[85,103,116],"10T":[86],"using":[89],"Drowsy":[90],"Cache":[91],"architecture":[92],"power":[95],"reduction":[96],"node.":[100,153],"The":[101,126,141],"proposed":[102,127],"10":[104],"T":[105],"permits":[107],"bit":[108],"interleaving":[109],"with":[110],"column-wise":[111,135],"write":[112,136],"access":[113],"control,":[114],"having":[115],"read":[117],"path,":[118],"thus,":[119],"circuit":[128],"also":[129],"restricts":[130],"pseudoread":[131],"problem,":[132],"by":[133],"allowing":[134],"array.":[140],"simulation":[142],"has":[143],"been":[144],"carried":[145],"out":[146],"on":[147],"Cadence":[148],"Virtuoso":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2019-01-25T00:00:00"}