{"id":"https://openalex.org/W2908762226","doi":"https://doi.org/10.1109/dft.2018.8602976","title":"Complementary Resistive Switch Sensing","display_name":"Complementary Resistive Switch Sensing","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908762226","doi":"https://doi.org/10.1109/dft.2018.8602976","mag":"2908762226"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2018.8602976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000523929","display_name":"Danilo Pellegrini","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Danilo Pellegrini","raw_affiliation_strings":["Department of Electronic Engineering of the University of Rome Tor Vergata"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering of the University of Rome Tor Vergata","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["Department of Electronic Engineering of the University of Rome Tor Vergata"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering of the University of Rome Tor Vergata","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062989429","display_name":"Eugenio Martinelli","orcid":"https://orcid.org/0000-0002-6673-2066"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eugenio Martinelli","raw_affiliation_strings":["Department of Electronic Engineering of the University of Rome Tor Vergata"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering of the University of Rome Tor Vergata","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Corrado Di Natale","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Corrado Di Natale","raw_affiliation_strings":["Department of Electronic Engineering of the University of Rome Tor Vergata"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering of the University of Rome Tor Vergata","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000523929"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3926,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65498183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3 7","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7738898992538452},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.7505043745040894},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7183231711387634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6785953044891357},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6391355395317078},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6270002126693726},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.46555808186531067},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4650138020515442},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34543576836586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2374061644077301},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22442108392715454}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7738898992538452},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.7505043745040894},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7183231711387634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6785953044891357},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6391355395317078},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6270002126693726},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.46555808186531067},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4650138020515442},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34543576836586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2374061644077301},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22442108392715454},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2018.8602976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/224873","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/224873","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1990788450","https://openalex.org/W1997629593","https://openalex.org/W2013055927","https://openalex.org/W2064756415","https://openalex.org/W2112181056","https://openalex.org/W2153690880","https://openalex.org/W2161330443","https://openalex.org/W2162651880","https://openalex.org/W2170731400","https://openalex.org/W2603064927","https://openalex.org/W2760044017","https://openalex.org/W2802223859","https://openalex.org/W3106114372","https://openalex.org/W3152310809","https://openalex.org/W7057933749"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W3005999147","https://openalex.org/W2105831835","https://openalex.org/W2035017065","https://openalex.org/W2015497999","https://openalex.org/W2094066961","https://openalex.org/W3164474614","https://openalex.org/W2285231005","https://openalex.org/W2323645878","https://openalex.org/W2171130799"],"abstract_inverted_index":{"This":[0],"document":[1],"introduces":[2],"a":[3,50],"circuit":[4,67],"model":[5],"for":[6,21,24,72],"sensing":[7,53],"using":[8,15],"memristive":[9],"complementary":[10],"resistive":[11],"switch":[12],"(CRS).":[13],"Sensing":[14],"memristors":[16],"has":[17],"been":[18],"recently":[19],"introduced":[20],"its":[22],"potential":[23],"high":[25],"density":[26],"integrations.":[27],"The":[28],"CRS":[29],"element":[30],"allows":[31,47],"to":[32,48,56],"reduce":[33],"sneak":[34],"currents":[35],"as":[36],"shown":[37],"in":[38],"previous":[39],"literature.":[40],"A":[41],"combination":[42],"of":[43,60],"these":[44],"two":[45],"properties":[46],"obtain":[49],"very":[51],"efficient":[52],"crossbar.":[54],"Simulations":[55],"validate":[57],"the":[58],"quality":[59],"this":[61],"new":[62],"concept":[63],"were":[64],"performed":[65],"at":[66],"level":[68],"with":[69],"SPICE,":[70],"waiting":[71],"actual":[73],"replies":[74],"through":[75],"prototypes":[76],"testing.":[77]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}