{"id":"https://openalex.org/W2908749773","doi":"https://doi.org/10.1109/dft.2018.8602814","title":"Threshold Voltage Extraction Using Static NBTI Aging","display_name":"Threshold Voltage Extraction Using Static NBTI Aging","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908749773","doi":"https://doi.org/10.1109/dft.2018.8602814","mag":"2908749773"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2018.8602814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002871794","display_name":"Puneet Ramesh Savanur","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Puneet Ramesh Savanur","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spyros Tragoudas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002871794"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15514717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"324","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.8971489667892456},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7857470512390137},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.7746952772140503},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6968858242034912},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6131888031959534},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5980646014213562},{"id":"https://openalex.org/keywords/overdrive-voltage","display_name":"Overdrive voltage","score":0.5213590860366821},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4890190064907074},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.47821375727653503},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4373341500759125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37713736295700073},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37207064032554626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20384091138839722}],"concepts":[{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.8971489667892456},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7857470512390137},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.7746952772140503},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6968858242034912},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6131888031959534},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5980646014213562},{"id":"https://openalex.org/C195905723","wikidata":"https://www.wikidata.org/wiki/Q7113634","display_name":"Overdrive voltage","level":5,"score":0.5213590860366821},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4890190064907074},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.47821375727653503},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4373341500759125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37713736295700073},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37207064032554626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20384091138839722}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2018.8602814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2018.8602814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1238930738","https://openalex.org/W1604537105","https://openalex.org/W1902864909","https://openalex.org/W1966689711","https://openalex.org/W1968450952","https://openalex.org/W1969165531","https://openalex.org/W1988922865","https://openalex.org/W1991431227","https://openalex.org/W2017387036","https://openalex.org/W2027127152","https://openalex.org/W2029693857","https://openalex.org/W2032514531","https://openalex.org/W2043496087","https://openalex.org/W2044192818","https://openalex.org/W2044719815","https://openalex.org/W2051683830","https://openalex.org/W2059147047","https://openalex.org/W2061967274","https://openalex.org/W2069452468","https://openalex.org/W2076930227","https://openalex.org/W2087747536","https://openalex.org/W2090321753","https://openalex.org/W2096652287","https://openalex.org/W2098296957","https://openalex.org/W2102010849","https://openalex.org/W2102729267","https://openalex.org/W2103792078","https://openalex.org/W2109604935","https://openalex.org/W2118634660","https://openalex.org/W2122450553","https://openalex.org/W2122757690","https://openalex.org/W2123619402","https://openalex.org/W2131102699","https://openalex.org/W2131667279","https://openalex.org/W2134615643","https://openalex.org/W2148543725","https://openalex.org/W2154802800","https://openalex.org/W2157210245","https://openalex.org/W2170333286","https://openalex.org/W2171063844","https://openalex.org/W2488909055","https://openalex.org/W2499844158","https://openalex.org/W2533387447","https://openalex.org/W2593407757","https://openalex.org/W2900176933","https://openalex.org/W2994138036","https://openalex.org/W3143610959","https://openalex.org/W3216879636","https://openalex.org/W6665089970","https://openalex.org/W6673086781","https://openalex.org/W6675497357","https://openalex.org/W6678281436"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2944990515","https://openalex.org/W4297923311","https://openalex.org/W2121451436","https://openalex.org/W2115248544","https://openalex.org/W2536658181","https://openalex.org/W2113225301","https://openalex.org/W2978403380"],"abstract_inverted_index":{"A":[0],"novel":[1],"approach":[2,56],"to":[3,25,38],"extract":[4],"the":[5,16,26,54,58],"threshold":[6,59],"voltage":[7,22,60],"of":[8,15],"a":[9,13,29],"pMOS":[10],"transistor":[11,27],"in":[12,49],"tile":[14],"integrated":[17],"circuit":[18],"is":[19,23,45],"proposed.":[20],"Low":[21],"applied":[24],"for":[28],"predetermined":[30],"time":[31],"period":[32],"and":[33],"then":[34],"its":[35],"delay":[36],"due":[37],"static":[39],"negative":[40],"bias":[41],"temperature":[42],"instability":[43],"aging":[44],"measured.":[46],"Experimental":[47],"results":[48],"45nm":[50],"technology":[51],"show":[52],"that":[53],"proposed":[55],"extracts":[57],"with":[61],"very":[62],"high":[63],"resolution.":[64]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}