{"id":"https://openalex.org/W2783572681","doi":"https://doi.org/10.1109/dft.2017.8244444","title":"On the optimization of SBST test program compaction","display_name":"On the optimization of SBST test program compaction","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783572681","doi":"https://doi.org/10.1109/dft.2017.8244444","mag":"2783572681"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2017.8244444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2017.8244444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089672314","display_name":"Riccardo Cantoro","orcid":"https://orcid.org/0000-0002-1745-5293"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"R. Cantoro","raw_affiliation_strings":["Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024501121","display_name":"Giovanni Squillero","orcid":"https://orcid.org/0000-0001-5784-6435"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Squillero","raw_affiliation_strings":["Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078620458","display_name":"Emanuele Valea","orcid":"https://orcid.org/0000-0001-9804-7250"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Valea","raw_affiliation_strings":["Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5089672314"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.21170237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6384135484695435},{"id":"https://openalex.org/keywords/compaction","display_name":"Compaction","score":0.6331245303153992},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6125192642211914},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.600692629814148},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5653123259544373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5108113288879395},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.427198588848114},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4114600121974945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2441774606704712},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.11425533890724182}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6384135484695435},{"id":"https://openalex.org/C196715460","wikidata":"https://www.wikidata.org/wiki/Q1414356","display_name":"Compaction","level":2,"score":0.6331245303153992},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6125192642211914},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.600692629814148},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5653123259544373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5108113288879395},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.427198588848114},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4114600121974945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2441774606704712},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.11425533890724182},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C187320778","wikidata":"https://www.wikidata.org/wiki/Q1349130","display_name":"Geotechnical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2017.8244444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2017.8244444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2688493","is_oa":false,"landing_page_url":"http://porto.polito.it/2688493/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1506571025","https://openalex.org/W1823755974","https://openalex.org/W1981991723","https://openalex.org/W1992204614","https://openalex.org/W2162696040","https://openalex.org/W2163707679","https://openalex.org/W2416978151","https://openalex.org/W2566036489","https://openalex.org/W4231050950","https://openalex.org/W4233573690","https://openalex.org/W4244825689","https://openalex.org/W6731464795"],"related_works":["https://openalex.org/W2352660142","https://openalex.org/W2381955278","https://openalex.org/W2366944529","https://openalex.org/W2605403672","https://openalex.org/W4253874108","https://openalex.org/W2375813867","https://openalex.org/W4252286421","https://openalex.org/W2392325527","https://openalex.org/W2047082046","https://openalex.org/W2117835425"],"abstract_inverted_index":{"Due":[0],"to":[1,25,50,80],"the":[2,10,13,19,27,56],"increasing":[3],"adoption":[4],"of":[5,16,29],"SBST":[6],"solutions":[7],"for":[8,21,59],"both":[9],"end-of-manufacturing":[11],"and":[12,46,88],"in-field":[14],"test":[15,31,57],"SoC":[17],"devices,":[18],"need":[20],"effective":[22],"techniques":[23,69],"able":[24],"reduce":[26],"duration":[28],"existing":[30,67],"programs":[32],"became":[33],"more":[34],"pressing.":[35],"Previous":[36],"works":[37],"demonstrated":[38,96],"that":[39],"this":[40,86],"task":[41],"is":[42,48,94],"highly":[43],"computational":[44],"intensive":[45],"it":[47],"beneficial":[49],"partition":[51],"it,":[52],"e.g.,":[53],"by":[54],"addressing":[55],"program":[58],"one":[60],"hardware":[61],"module":[62],"at":[63],"a":[64,98],"time.":[65],"However,":[66],"compaction":[68],"may":[70],"become":[71],"completely":[72],"ineffective":[73],"when":[74],"dealing":[75],"with":[76],"faults":[77],"which":[78],"relate":[79],"memory":[81],"addresses.":[82],"This":[83],"paper":[84],"clarifies":[85],"issue":[87],"proposes":[89],"possible":[90],"solutions.":[91],"Their":[92],"effectiveness":[93],"experimentally":[95],"on":[97],"OR1200":[99],"pipelined":[100],"processor.":[101]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}