{"id":"https://openalex.org/W2783832075","doi":"https://doi.org/10.1109/dft.2017.8244430","title":"Investigating the effects of process variations and system workloads on endurance of non-volatile caches","display_name":"Investigating the effects of process variations and system workloads on endurance of non-volatile caches","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783832075","doi":"https://doi.org/10.1109/dft.2017.8244430","mag":"2783832075"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2017.8244430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2017.8244430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048890255","display_name":"Amir Mahdi Hosseini Monazzah","orcid":"https://orcid.org/0000-0002-0613-6844"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Amir Mahdi Hosseini Monazzah","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084606556","display_name":"Hamed Farbeh","orcid":"https://orcid.org/0000-0002-4204-9131"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamed Farbeh","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065918596","display_name":"Seyed Ghassem Miremadi","orcid":"https://orcid.org/0000-0003-4347-4380"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Seyed Ghassem Miremadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048890255"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54411239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.7000870704650879},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6672234535217285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6651408672332764},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5436689853668213},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5378294587135315},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5162013173103333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3183644711971283},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27979540824890137}],"concepts":[{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.7000870704650879},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6672234535217285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6651408672332764},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5436689853668213},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5378294587135315},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5162013173103333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3183644711971283},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27979540824890137}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2017.8244430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2017.8244430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1519877492","https://openalex.org/W2001942348","https://openalex.org/W2010202670","https://openalex.org/W2036853599","https://openalex.org/W2037401434","https://openalex.org/W2063006450","https://openalex.org/W2069325961","https://openalex.org/W2081691385","https://openalex.org/W2087715230","https://openalex.org/W2115553608","https://openalex.org/W2116826022","https://openalex.org/W2147657366","https://openalex.org/W2155551886","https://openalex.org/W2163613477","https://openalex.org/W2242516762","https://openalex.org/W2338546029","https://openalex.org/W6652940909"],"related_works":["https://openalex.org/W2000785801","https://openalex.org/W986318368","https://openalex.org/W2384410913","https://openalex.org/W2352878646","https://openalex.org/W2004734601","https://openalex.org/W2130149817","https://openalex.org/W2990194547","https://openalex.org/W1480123525","https://openalex.org/W2620865396","https://openalex.org/W2414054180"],"abstract_inverted_index":{"With":[0],"the":[1,26,40,73,83,87,90,102,109,115,141,146,153,156],"development":[2],"of":[3,25,37,44,53,75,86,104,125,155,165],"Non-Volatile":[4],"Memory":[5],"(NVM)":[6],"technologies":[7],"in":[8,21,29,47,139],"recent":[9],"years,":[10],"several":[11,163],"studies":[12,71],"suggest":[13],"using":[14],"them":[15],"as":[16,112,114],"an":[17,48,123],"alternative":[18],"for":[19,159],"SRAMs":[20,31],"on-chip":[22],"caches.":[23],"One":[24],"main":[27],"challenges":[28],"replacing":[30],"with":[32,133],"NVMs":[33,38],"is":[34,56,122],"limited":[35],"endurance":[36,52,74,103,111,147,154],"(i.e.":[39],"maximum":[41],"allowed":[42],"number":[43],"write":[45],"operations":[46],"NVM":[49,54,76,105,135,142],"cell).":[50],"The":[51,128],"caches":[55,77,106],"directly":[57],"affected":[58,107],"not":[59,81],"only":[60],"by":[61,66,108,148,162],"workload":[62],"behaviors,":[63],"but":[64,78],"also":[65],"process":[67],"variations":[68],"(PVs).":[69],"Several":[70],"characterized":[72],"they":[79],"do":[80],"consider":[82],"simultaneous":[84],"effects":[85],"PVs":[88,138],"and":[89,118],"workloads.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95],"propose":[96],"a":[97],"high-level":[98],"framework":[99,121],"to":[100],"investigate":[101],"per-cell":[110],"well":[113],"workloads":[116,161],"behaviors":[117],"PVs.":[119],"This":[120],"augmentation":[124],"gem5":[126],"simulator.":[127],"investigations":[129],"reveal":[130],"that":[131],"compared":[132],"ideal":[134],"cache,":[136],"20%":[137],"manufacturing":[140],"cache":[143,157],"can":[144],"decrease":[145],"250x,":[149],"on":[150],"average.":[151],"Meanwhile,":[152],"varies":[158],"different":[160],"orders":[164],"magnitude.":[166]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}