{"id":"https://openalex.org/W1933730508","doi":"https://doi.org/10.1109/dft.2015.7315151","title":"Predictive LBIST model and partial ATPG for seed extraction","display_name":"Predictive LBIST model and partial ATPG for seed extraction","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1933730508","doi":"https://doi.org/10.1109/dft.2015.7315151","mag":"1933730508"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2015.7315151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2015.7315151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091165080","display_name":"Gustavo K. Contreras","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Contreras","raw_affiliation_strings":["University of Connecticut","University of Connecticut, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut","institution_ids":[]},{"raw_affiliation_string":"University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100664008","display_name":"Nisar Ahmed","orcid":"https://orcid.org/0000-0002-7555-5671"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Ahmed","raw_affiliation_strings":["Preescale Semiconductor, Inc","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Preescale Semiconductor, Inc","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Winemberg","raw_affiliation_strings":["Freescale Semiconductor Inc, Austin, TX, US","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Inc, Austin, TX, US","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0000-0003-4699-3231"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Tehranipoor","raw_affiliation_strings":["University of Connecticut","University of Connecticut, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut","institution_ids":[]},{"raw_affiliation_string":"University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":null,"first_page":"139","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8739367723464966},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6504882574081421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6299949288368225},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5804029107093811},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5569145083427429},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5306685566902161},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.5014452934265137},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.43529123067855835},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.41859036684036255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4172897934913635},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.41628697514533997},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41332823038101196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28042352199554443},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.27143895626068115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18409886956214905}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8739367723464966},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6504882574081421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6299949288368225},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5804029107093811},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5569145083427429},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5306685566902161},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.5014452934265137},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.43529123067855835},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.41859036684036255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4172897934913635},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.41628697514533997},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41332823038101196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28042352199554443},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27143895626068115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18409886956214905},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2015.7315151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2015.7315151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W1934808766","https://openalex.org/W1975005917","https://openalex.org/W1975748616","https://openalex.org/W1977656540","https://openalex.org/W1978566807","https://openalex.org/W2002068169","https://openalex.org/W2021645550","https://openalex.org/W2031530686","https://openalex.org/W2041513506","https://openalex.org/W2042840195","https://openalex.org/W2055589924","https://openalex.org/W2057103027","https://openalex.org/W2073042086","https://openalex.org/W2097973512","https://openalex.org/W2099226121","https://openalex.org/W2101900253","https://openalex.org/W2104762071","https://openalex.org/W2105289686","https://openalex.org/W2108500347","https://openalex.org/W2118236186","https://openalex.org/W2120135401","https://openalex.org/W2131483162","https://openalex.org/W2137045371","https://openalex.org/W2151094122","https://openalex.org/W2166812582","https://openalex.org/W3142463325","https://openalex.org/W4247119135","https://openalex.org/W6644143441","https://openalex.org/W6658638445","https://openalex.org/W6661052983","https://openalex.org/W6669005560","https://openalex.org/W6677955940"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2154529098","https://openalex.org/W2535245920","https://openalex.org/W2147058777"],"abstract_inverted_index":{"Integrated":[0],"circuits":[1],"used":[2,90],"in":[3,112,136],"critical":[4],"and":[5,18,53,76,139],"high":[6,15,24,45],"reliability":[7],"applications":[8],"have":[9],"often":[10],"strict":[11],"test":[12,16,20,25,37,46,143],"requirements":[13],"including":[14],"coverage":[17,26,47,144],"limited":[19],"time.":[21],"Achieving":[22],"a":[23,61,66,113],"using":[27],"built-in":[28],"self-test":[29],"(BIST)":[30],"has":[31],"proven":[32],"difficult.":[33],"Methods":[34],"such":[35],"as":[36],"point":[38],"insertion":[39],"or":[40,117],"deterministic":[41,105],"BIST":[42,73],"can":[43,140],"provide":[44],"but":[48],"introduce":[49],"significant":[50],"area":[51],"overhead":[52],"design":[54],"effort.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59],"propose":[60],"computational":[62],"algorithm":[63,97],"that":[64,121],"uses":[65],"linear":[67,100],"XOR":[68,101],"model":[69],"of":[70,95],"the":[71,93,96,128],"logic":[72],"(LBIST)":[74],"structure":[75],"fault":[77],"partitioning":[78],"to":[79,91,103],"extract":[80],"seeds":[81,109,131],"for":[82,122],"partial":[83],"ATPG":[84,87,130],"patterns.":[85],"Partial":[86],"patterns":[88,125],"are":[89,110,132],"decrease":[92],"complexity":[94],"when":[98],"solving":[99],"equations":[102],"generate":[104],"seeds.":[106],"The":[107],"extracted":[108,129],"stored":[111],"nonvolatile":[114],"memory":[115],"on-":[116],"off-chip.":[118],"Results":[119],"show":[120],"most":[123],"designs,":[124],"generated":[126],"from":[127],"significantly":[133],"more":[134],"effective":[135],"detecting":[137],"faults":[138],"achieve":[141],"higher":[142],"than":[145],"LBIST.":[146]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}