{"id":"https://openalex.org/W1943258332","doi":"https://doi.org/10.1109/dft.2015.7315147","title":"Enhancing embedded SRAM security and error tolerance with hardware CRC and obfuscation","display_name":"Enhancing embedded SRAM security and error tolerance with hardware CRC and obfuscation","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1943258332","doi":"https://doi.org/10.1109/dft.2015.7315147","mag":"1943258332"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2015.7315147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2015.7315147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112380501","display_name":"Senwen Kan","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Senwen Kan","raw_affiliation_strings":["Advanced Micro Devices, Austin Design Center, Austin, Texas","Austin Design Center, Advanced Micro Devices, Texas 78735, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Austin Design Center, Austin, Texas","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Austin Design Center, Advanced Micro Devices, Texas 78735, USA","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","Department of Electronic Eng., University of Rome Tor Vergata, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Eng., University of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044465911","display_name":"Jennifer Dworak","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Dworak","raw_affiliation_strings":["Dept. of Computer Science & Engineering, Southern Methodist University, Dallas, Texas","[Department of Computer Science & Engineering, Southern Methodist University, Dallas, Texas, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Engineering, Southern Methodist University, Dallas, Texas","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":"[Department of Computer Science & Engineering, Southern Methodist University, Dallas, Texas, USA]","institution_ids":["https://openalex.org/I178169726"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.793901801109314},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7723343372344971},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6727105975151062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5957711935043335},{"id":"https://openalex.org/keywords/obfuscation","display_name":"Obfuscation","score":0.5901122689247131},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5700041055679321},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5256927013397217},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.5044413805007935},{"id":"https://openalex.org/keywords/trojan","display_name":"Trojan","score":0.4933744966983795},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.45318740606307983},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3258548378944397},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.31332457065582275},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22319895029067993},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.22063881158828735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12867531180381775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08304429054260254},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0760435163974762}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.793901801109314},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7723343372344971},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6727105975151062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5957711935043335},{"id":"https://openalex.org/C40305131","wikidata":"https://www.wikidata.org/wiki/Q2616305","display_name":"Obfuscation","level":2,"score":0.5901122689247131},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5700041055679321},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5256927013397217},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.5044413805007935},{"id":"https://openalex.org/C174333608","wikidata":"https://www.wikidata.org/wiki/Q19635","display_name":"Trojan","level":2,"score":0.4933744966983795},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.45318740606307983},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3258548378944397},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.31332457065582275},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22319895029067993},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.22063881158828735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12867531180381775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08304429054260254},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0760435163974762},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2015.7315147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2015.7315147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/132009","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/132009","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W141121412","https://openalex.org/W232459968","https://openalex.org/W1540206583","https://openalex.org/W1988712140","https://openalex.org/W1992787530","https://openalex.org/W1994870682","https://openalex.org/W2042694839","https://openalex.org/W2061085503","https://openalex.org/W2065891615","https://openalex.org/W2074922484","https://openalex.org/W2078396904","https://openalex.org/W2097243222","https://openalex.org/W2100250713","https://openalex.org/W2101295550","https://openalex.org/W2103509612","https://openalex.org/W2131054871","https://openalex.org/W2153622528","https://openalex.org/W2155843186","https://openalex.org/W2161998562","https://openalex.org/W4210632566","https://openalex.org/W4244124617","https://openalex.org/W4248310916","https://openalex.org/W4290629758"],"related_works":["https://openalex.org/W4290647047","https://openalex.org/W1500230652","https://openalex.org/W2066033226","https://openalex.org/W2363504003","https://openalex.org/W2548582980","https://openalex.org/W2759901721","https://openalex.org/W2620706469","https://openalex.org/W4321192641","https://openalex.org/W2052914698","https://openalex.org/W2088929465"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,30,40,52,96],"scalable":[4],"solution":[5],"for":[6,43,51],"obstructing":[7],"and":[8,32],"detecting":[9],"malicious":[10,62],"activity":[11],"as":[12,14],"well":[13],"erroneous":[15],"events":[16],"during":[17],"mission":[18],"mode":[19],"operation":[20],"of":[21,36,71,104],"untrusted":[22],"memories.":[23],"The":[24],"approach":[25,66,78],"obfuscates":[26],"data":[27,93],"written":[28],"into":[29],"memory":[31,37],"remaps":[33],"the":[34,65,69,81,102],"location":[35],"contents":[38],"in":[39,68],"manner":[41],"difficult":[42],"an":[44],"attacker":[45],"to":[46,55,83],"predict,":[47],"making":[48],"it":[49],"harder":[50],"Hardware":[53],"Trojan":[54],"be":[56],"deterministically":[57],"triggered":[58],"or":[59],"controlled":[60],"by":[61],"agents.":[63],"Simultaneously,":[64],"aids":[67],"detection":[70],"soft":[72,89],"errors.":[73],"To":[74],"our":[75,105],"knowledge,":[76],"this":[77],"is":[79],"among":[80],"first":[82],"reconcile":[84],"SRAM":[85,88],"security":[86],"with":[87],"error":[90],"reliability.":[91],"Simulation":[92],"gathered":[94],"from":[95],"production-worthy":[97],"silicon":[98],"development":[99],"environment":[100],"confirms":[101],"viability":[103],"method.":[106]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}