{"id":"https://openalex.org/W1999902052","doi":"https://doi.org/10.1109/dft.2014.6962098","title":"Reusing the IEEE 1500 design for test infrastructure for security monitoring of Systems-on-Chip","display_name":"Reusing the IEEE 1500 design for test infrastructure for security monitoring of Systems-on-Chip","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1999902052","doi":"https://doi.org/10.1109/dft.2014.6962098","mag":"1999902052"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2014.6962098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008478076","display_name":"Jerry Backer","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jerry Backer","raw_affiliation_strings":["Polytechnic School of Engineering, New York University, Brooklyn, NY","Polytechnic School of Engineering, New York University, Brooklyn, NY 11201"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic School of Engineering, New York University, Brooklyn, NY","institution_ids":["https://openalex.org/I57206974"]},{"raw_affiliation_string":"Polytechnic School of Engineering, New York University, Brooklyn, NY 11201","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060495895","display_name":"David H\u00e9ly","orcid":"https://orcid.org/0000-0003-3249-7667"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Hely","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, LCIS, Valence, France","Universit\u00e9 Grenoble Alpes, LCIS, F-26000 Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, LCIS, Valence, France","institution_ids":["https://openalex.org/I899635006"]},{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, LCIS, F-26000 Valence, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059648257","display_name":"Ramesh Karri","orcid":"https://orcid.org/0000-0001-7989-5617"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Karri","raw_affiliation_strings":["Polytechnic School of Engineering, New York University, Brooklyn, NY","Polytechnic School of Engineering, New York University, Brooklyn, NY 11201"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic School of Engineering, New York University, Brooklyn, NY","institution_ids":["https://openalex.org/I57206974"]},{"raw_affiliation_string":"Polytechnic School of Engineering, New York University, Brooklyn, NY 11201","institution_ids":["https://openalex.org/I57206974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8061,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66045471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1008","issue":null,"first_page":"52","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9800999760627747,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9781000018119812,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7579828500747681},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6849918961524963},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.662078857421875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6186341643333435},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5820314884185791},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5456569194793701},{"id":"https://openalex.org/keywords/plug-and-play","display_name":"Plug and play","score":0.49516239762306213},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48727309703826904},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.45465895533561707},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.44837555289268494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2234002649784088},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20293116569519043},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11643677949905396}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7579828500747681},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6849918961524963},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.662078857421875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6186341643333435},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5820314884185791},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5456569194793701},{"id":"https://openalex.org/C2780070844","wikidata":"https://www.wikidata.org/wiki/Q857815","display_name":"Plug and play","level":2,"score":0.49516239762306213},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48727309703826904},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.45465895533561707},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.44837555289268494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2234002649784088},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20293116569519043},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11643677949905396},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2014.6962098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1500356409","https://openalex.org/W2005841208","https://openalex.org/W2008230196","https://openalex.org/W2012032225","https://openalex.org/W2025718175","https://openalex.org/W2056140283","https://openalex.org/W2068239131","https://openalex.org/W2078353671","https://openalex.org/W2091178531","https://openalex.org/W2123283296","https://openalex.org/W2141389113","https://openalex.org/W2142537526","https://openalex.org/W2143180464","https://openalex.org/W2150928734","https://openalex.org/W2155330900","https://openalex.org/W2160696581","https://openalex.org/W2166832790","https://openalex.org/W2499565042","https://openalex.org/W4231825163","https://openalex.org/W4290629758","https://openalex.org/W6681113282","https://openalex.org/W6682184091"],"related_works":["https://openalex.org/W1978339999","https://openalex.org/W2360400548","https://openalex.org/W2537171119","https://openalex.org/W2384601745","https://openalex.org/W2367495590","https://openalex.org/W2048370503","https://openalex.org/W1985359197","https://openalex.org/W2129632153","https://openalex.org/W2362119228","https://openalex.org/W2092038317"],"abstract_inverted_index":{"Systems-on-chip":[0],"(SoCs)":[1],"are":[2],"vulnerable":[3],"to":[4,65,85],"attacks":[5],"by":[6],"malicious":[7],"software":[8,67],"and":[9,38,68,78,81],"hardware":[10,31,69,77],"trojans.":[11],"This":[12],"work":[13],"explores":[14],"if":[15],"the":[16,36,42,61,86],"Design":[17],"for":[18,49],"Test":[19],"(DfT)":[20],"infrastructure":[21],"in":[22,53],"SoCs":[23],"can":[24,46,59],"tackle":[25],"these":[26],"security":[27,51,57,63],"threats":[28],"with":[29],"minimum":[30],"overhead.":[32],"We":[33],"show":[34],"that":[35],"observability":[37],"plug-and-play":[39],"features":[40],"of":[41],"IEEE":[43],"1500":[44],"DfT":[45,73],"be":[47],"used":[48],"scalable":[50],"monitoring":[52],"SoCs.":[54],"Existing":[55],"SoC":[56],"countermeasures":[58],"reuse":[60,74],"DfT-based":[62],"architecture":[64],"detect":[66],"attacks.":[70],"The":[71],"proposed":[72],"imposes":[75],"negligible":[76],"performance":[79],"overheads":[80],"doesn't":[82],"require":[83],"modifications":[84],"SoC.":[87]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}