{"id":"https://openalex.org/W1967247656","doi":"https://doi.org/10.1109/dft.2014.6962097","title":"SAM: A comprehensive mechanism for accessing embedded sensors in modern SoCs","display_name":"SAM: A comprehensive mechanism for accessing embedded sensors in modern SoCs","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1967247656","doi":"https://doi.org/10.1109/dft.2014.6962097","mag":"1967247656"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2014.6962097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049009050","display_name":"Miao He","orcid":"https://orcid.org/0000-0002-2147-7751"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Miao Tony He","raw_affiliation_strings":["ECE Department, University of Connecticut","ECE Dept, University of Connecticut,"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Dept, University of Connecticut,","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["ECE Department, University of Connecticut","ECE Dept, University of Connecticut,"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Dept, University of Connecticut,","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049009050"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":1.38590684,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82316198,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"38","issue":null,"first_page":"240","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7525177001953125},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.6308861374855042},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6133462190628052},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6111055016517639},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5451526045799255},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5341196656227112},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43078166246414185},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35315433144569397},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12728744745254517},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07967907190322876}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7525177001953125},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.6308861374855042},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6133462190628052},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6111055016517639},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5451526045799255},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5341196656227112},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43078166246414185},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35315433144569397},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12728744745254517},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07967907190322876}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2014.6962097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1995219977","https://openalex.org/W2010350575","https://openalex.org/W2013936189","https://openalex.org/W2028504835","https://openalex.org/W2033041531","https://openalex.org/W2049600047","https://openalex.org/W2089476686","https://openalex.org/W2091276370","https://openalex.org/W2093568350","https://openalex.org/W2095823567","https://openalex.org/W2096486545","https://openalex.org/W2096634353","https://openalex.org/W2108172432","https://openalex.org/W2111212652","https://openalex.org/W2127421953","https://openalex.org/W2128285650","https://openalex.org/W2129016535","https://openalex.org/W2137176071","https://openalex.org/W2153973228","https://openalex.org/W2154319697","https://openalex.org/W2166022257","https://openalex.org/W2387228212","https://openalex.org/W2544660245","https://openalex.org/W6678916954"],"related_works":["https://openalex.org/W51919102","https://openalex.org/W2065289416","https://openalex.org/W2108140302","https://openalex.org/W1527836777","https://openalex.org/W2017236304","https://openalex.org/W2099176192","https://openalex.org/W2136854845","https://openalex.org/W2000140246","https://openalex.org/W2105657695","https://openalex.org/W2090728180"],"abstract_inverted_index":{"With":[0],"technology":[1],"scaling,":[2],"the":[3,17,70,87],"number":[4,28],"of":[5,29,74],"sensors":[6,22,76,84],"integrated":[7],"into":[8,114],"modern":[9],"system-on-chip":[10],"(SoC)":[11],"designs":[12],"has":[13],"increased":[14],"greatly":[15],"over":[16],"past":[18],"several":[19,115],"years.":[20],"These":[21],"must":[23],"be":[24],"accessed":[25],"for":[26,103],"a":[27,38,94],"reasons":[30],"(test,":[31],"configuration,":[32],"calibration,":[33],"etc.).":[34],"This":[35],"paper":[36],"proposes":[37],"novel":[39],"sensor":[40,46],"access":[41,47,82],"mechanism":[42],"(SAM)":[43],"to":[44,83],"address":[45],"in":[48],"various":[49],"modes,":[50],"including":[51],"manufacturing":[52],"test":[53],"mode,":[54,56,60,63],"functional":[55],"built-in":[57],"self-test":[58],"(BIST)":[59],"silicon":[61],"validation":[62],"and":[64,72,80,101,121],"calibration":[65],"mode.":[66],"Moreover,":[67],"SAM":[68,90,113],"standardizes":[69],"testing":[71],"measurement":[73],"embedded":[75],"by":[77,111],"providing":[78],"easy":[79,104],"effective":[81],"distributed":[85],"across":[86],"SoC.":[88],"Further,":[89],"does":[91],"not":[92],"introduce":[93],"new":[95],"pin,":[96],"making":[97],"it":[98],"JTAG":[99],"compatible":[100],"practice-oriented":[102],"industrial":[105],"adoption.":[106],"Various":[107],"simulation":[108],"results,":[109],"collected":[110],"integrating":[112],"benchmarks":[116],"demonstrate":[117],"its":[118],"high":[119],"performance":[120],"low":[122],"overhead.":[123]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}