{"id":"https://openalex.org/W2018658659","doi":"https://doi.org/10.1109/dft.2014.6962089","title":"Preemptive multi-bit IJTAG testing with reconfigurable infrastructure","display_name":"Preemptive multi-bit IJTAG testing with reconfigurable infrastructure","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2018658659","doi":"https://doi.org/10.1109/dft.2014.6962089","mag":"2018658659"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2014.6962089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009359224","display_name":"Shahrzad Keshavarz","orcid":"https://orcid.org/0000-0002-1473-510X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Shahrzad Keshavarz","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079226720","display_name":"Amirreza Nekooei","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amirreza Nekooei","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009359224"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08630477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"1","issue":null,"first_page":"293","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775756299495697},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6138176918029785},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5198436379432678},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5003025531768799},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4501965045928955},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4169032871723175},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39681321382522583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12376925349235535}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775756299495697},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6138176918029785},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5198436379432678},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5003025531768799},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4501965045928955},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4169032871723175},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39681321382522583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12376925349235535},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2014.6962089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1822963774","https://openalex.org/W1969237463","https://openalex.org/W2043758669","https://openalex.org/W2049600047","https://openalex.org/W2086709112","https://openalex.org/W2099204926","https://openalex.org/W2100927656","https://openalex.org/W2103072020","https://openalex.org/W2115107615","https://openalex.org/W2131071091","https://openalex.org/W2134369540","https://openalex.org/W2135395828","https://openalex.org/W2139318064","https://openalex.org/W6677322225"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2065289416","https://openalex.org/W2502691491","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978"],"abstract_inverted_index":{"Technology":[0],"scaling,":[1],"increasing":[2],"transistor":[3],"density,":[4],"and":[5],"design":[6],"complexity":[7,32],"poses":[8],"new":[9,19],"challenges":[10],"in":[11,26,41,100,105],"testing":[12],"of":[13,33],"digital":[14],"systems.":[15],"IJTAG":[16,56,80],"is":[17,58,73],"a":[18,27,49],"proposed":[20,74,94],"standard":[21],"to":[22,60,75],"access":[23],"embedded":[24,34],"instruments":[25],"chip.":[28],"However,":[29],"with":[30,107],"growing":[31],"chips,":[35],"shifting":[36],"data":[37],"serially":[38],"might":[39],"result":[40],"high":[42],"test":[43,52,62,101],"application":[44,63,102],"time.":[45],"In":[46],"this":[47],"paper,":[48],"preemptive":[50],"parallel":[51],"scheduling":[53],"method":[54,95],"for":[55,96],"environment":[57],"introduced":[59],"reduce":[61],"time":[64,103],"while":[65],"considering":[66],"maximum":[67],"power":[68],"limitation.":[69],"Furthermore,":[70],"an":[71],"architecture":[72,81],"support":[76],"fully":[77],"reconfigurable":[78],"multi-bit":[79],"that":[82,91],"could":[83],"be":[84],"changed":[85],"at":[86],"runtime.":[87],"Experimental":[88],"results":[89,99],"show":[90],"applying":[92],"the":[93,97],"framework":[98],"reduction":[104],"comparison":[106],"other":[108],"existing":[109],"methods.":[110]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}