{"id":"https://openalex.org/W1997638219","doi":"https://doi.org/10.1109/dft.2014.6962076","title":"Design and implementation of a self-healing processor on SRAM-based FPGAs","display_name":"Design and implementation of a self-healing processor on SRAM-based FPGAs","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1997638219","doi":"https://doi.org/10.1109/dft.2014.6962076","mag":"1997638219"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2014.6962076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Mihalis Psarakis","raw_affiliation_strings":["Dep. of Informatics, University of Piraeus, Piraeus, Greece","University of Piraeus - Dep. of Informatics, Piraeus - Greece"],"affiliations":[{"raw_affiliation_string":"Dep. of Informatics, University of Piraeus, Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"University of Piraeus - Dep. of Informatics, Piraeus - Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053764847","display_name":"Alexandros Vavousis","orcid":null},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alexandros Vavousis","raw_affiliation_strings":["Dep. of Informatics, University of Piraeus, Piraeus, Greece","University of Piraeus - Dep. of Informatics, Piraeus - Greece"],"affiliations":[{"raw_affiliation_string":"Dep. of Informatics, University of Piraeus, Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"University of Piraeus - Dep. of Informatics, Piraeus - Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014159983","display_name":"Cristiana Bolchini","orcid":"https://orcid.org/0000-0001-5065-7906"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristiana Bolchini","raw_affiliation_strings":["Politecnico di Milano, DEIB, Milano, Italy","Politecnico di Milano (DEIB), Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEIB, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano (DEIB), Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031451381","display_name":"Antonio Miele","orcid":"https://orcid.org/0000-0003-3197-0723"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Miele","raw_affiliation_strings":["Politecnico di Milano, DEIB, Milano, Italy","Politecnico di Milano (DEIB), Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEIB, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano (DEIB), Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032789590"],"corresponding_institution_ids":["https://openalex.org/I154757721"],"apc_list":null,"apc_paid":null,"fwci":0.8513,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.7686947,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8938208222389221},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8489830493927002},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7606135010719299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7345120906829834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6642985343933105},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5278527736663818},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49429893493652344},{"id":"https://openalex.org/keywords/replication","display_name":"Replication (statistics)","score":0.4811854958534241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4586202800273895},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4460768699645996},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41092342138290405},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3492010831832886},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27441078424453735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21316275000572205},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15331217646598816}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8938208222389221},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8489830493927002},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7606135010719299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7345120906829834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6642985343933105},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5278527736663818},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49429893493652344},{"id":"https://openalex.org/C12590798","wikidata":"https://www.wikidata.org/wiki/Q3933199","display_name":"Replication (statistics)","level":2,"score":0.4811854958534241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4586202800273895},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4460768699645996},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41092342138290405},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3492010831832886},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27441078424453735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21316275000572205},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15331217646598816},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dft.2014.6962076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2014.6962076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.704.8551","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.704.8551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/bolchini/papers/docs/DFT2014A.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/869755","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6962076&tag=1","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.4399999976158142,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2002921396","https://openalex.org/W2015769541","https://openalex.org/W2032188490","https://openalex.org/W2038001024","https://openalex.org/W2059265215","https://openalex.org/W2076833257","https://openalex.org/W2084982468","https://openalex.org/W2086311869","https://openalex.org/W2100624635","https://openalex.org/W2117141734","https://openalex.org/W2120034842","https://openalex.org/W2135743241","https://openalex.org/W2137588572","https://openalex.org/W2144233431","https://openalex.org/W2150650385","https://openalex.org/W2151113616","https://openalex.org/W2152855576","https://openalex.org/W2153224608","https://openalex.org/W2164487717","https://openalex.org/W4211082307","https://openalex.org/W4236271538","https://openalex.org/W4236794678","https://openalex.org/W6665193502"],"related_works":["https://openalex.org/W2164363068","https://openalex.org/W3217667592","https://openalex.org/W2537612429","https://openalex.org/W2352745777","https://openalex.org/W2808484818","https://openalex.org/W2150194641","https://openalex.org/W2145701142","https://openalex.org/W2388140273","https://openalex.org/W1518009538","https://openalex.org/W2158605158"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"approach":[4],"to":[5,16,34,38,67,76],"design":[6],"and":[7,37,58,82],"implement":[8],"a":[9,52],"soft-core":[10],"processor":[11,49],"on":[12],"SRAM-based":[13],"FPGAs":[14],"able":[15],"autonomously":[17],"deal":[18],"with":[19,30],"the":[20,48,59,69,77],"occurrence":[21],"of":[22,55],"soft":[23],"errors;":[24],"state-of-the-art":[25],"area-replication":[26],"strategies":[27],"are":[28],"coupled":[29],"dynamic":[31],"partial":[32],"reconfiguration":[33,43],"detect":[35],"faults":[36],"consequently":[39],"repair":[40],"them.":[41],"The":[42,72],"process":[44],"is":[45,65,74],"performed":[46],"by":[47],"itself":[50],"using":[51],"minimum":[53],"set":[54],"\"critical\"":[56],"instructions":[57],"logic":[60],"responsible":[61],"for":[62],"their":[63],"execution":[64],"hardened,":[66],"enable":[68],"self-healing":[70],"property.":[71],"methodology":[73],"applied":[75],"OpenRISC":[78],"processor,":[79],"evaluating":[80],"costs":[81],"benefits.":[83]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}