{"id":"https://openalex.org/W2075345451","doi":"https://doi.org/10.1109/dft.2013.6653613","title":"Built-in Self-Repair in a 3D die stack using programmable logic","display_name":"Built-in Self-Repair in a 3D die stack using programmable logic","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2075345451","doi":"https://doi.org/10.1109/dft.2013.6653613","mag":"2075345451"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2013.6653613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2013.6653613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084404179","display_name":"Kundan Nepal","orcid":"https://orcid.org/0000-0002-4215-3393"},"institutions":[{"id":"https://openalex.org/I161515732","display_name":"University of St. Thomas - Minnesota","ror":"https://ror.org/05vfxvp80","country_code":"US","type":"education","lineage":["https://openalex.org/I161515732"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kundan Nepal","raw_affiliation_strings":["School of Engineering, University of St Thomas, St Paul, MN","School of Engineering, University of St. Thomas, St Paul, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of St Thomas, St Paul, MN","institution_ids":["https://openalex.org/I161515732"]},{"raw_affiliation_string":"School of Engineering, University of St. Thomas, St Paul, MN, USA","institution_ids":["https://openalex.org/I161515732"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005142483","display_name":"Xi Shen","orcid":"https://orcid.org/0000-0003-4081-3711"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xi Shen","raw_affiliation_strings":["Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX","[Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA]","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044465911","display_name":"Jennifer Dworak","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Dworak","raw_affiliation_strings":["Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX","[Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA]","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089924197","display_name":"Theodore W. Manikas","orcid":"https://orcid.org/0000-0001-8331-9815"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Theodore Manikas","raw_affiliation_strings":["Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX","[Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA]","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Iris Bahar","raw_affiliation_strings":["School of Engineering, Brown University, Providence, RI","School of Engineering, Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Brown University, Providence, RI","institution_ids":["https://openalex.org/I27804330"]},{"raw_affiliation_string":"School of Engineering, Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"243","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7612007856369019},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.6547832489013672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6476051807403564},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5854492783546448},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5711640119552612},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5549759864807129},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5170343518257141},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5124845504760742},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4496581256389618},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4426586329936981},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4374803602695465},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4353402256965637},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.411962628364563},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38878369331359863},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3419579565525055},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3339489698410034},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22885355353355408},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.15790358185768127},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08173146843910217}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7612007856369019},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.6547832489013672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6476051807403564},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5854492783546448},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5711640119552612},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5549759864807129},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5170343518257141},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5124845504760742},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4496581256389618},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4426586329936981},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4374803602695465},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4353402256965637},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.411962628364563},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38878369331359863},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3419579565525055},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3339489698410034},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22885355353355408},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.15790358185768127},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08173146843910217},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2013.6653613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2013.6653613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4000000059604645}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1810507698","https://openalex.org/W1966747106","https://openalex.org/W1987877070","https://openalex.org/W2010009884","https://openalex.org/W2040168971","https://openalex.org/W2047287014","https://openalex.org/W2068415199","https://openalex.org/W2095866116","https://openalex.org/W2104225326","https://openalex.org/W2112375479","https://openalex.org/W2127748633","https://openalex.org/W2128755437","https://openalex.org/W2132155220","https://openalex.org/W2141400030","https://openalex.org/W2185926888","https://openalex.org/W3143398174","https://openalex.org/W4243406756","https://openalex.org/W4285719527","https://openalex.org/W4290647099","https://openalex.org/W6652984335","https://openalex.org/W6840763936"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W2151236218","https://openalex.org/W4234601000","https://openalex.org/W1512285683","https://openalex.org/W2135636985","https://openalex.org/W2139569078","https://openalex.org/W2147419146","https://openalex.org/W1607849496","https://openalex.org/W2187918628","https://openalex.org/W1522436970"],"abstract_inverted_index":{"3D":[0,19],"stacked":[1],"integrated":[2],"circuits":[3],"hold":[4],"great":[5],"promise":[6],"for":[7,59],"increasing":[8],"system":[9],"performance,":[10],"but":[11,118],"difficulties":[12],"in":[13,49,56,95,126,142],"testing":[14],"dies":[15],"and":[16,26],"assembling":[17],"a":[18,70,109],"stack":[20,45,58],"are":[21],"leading":[22],"to":[23,38,115,132],"yield":[24],"issues":[25,41],"slowing":[27],"the":[28,44,57,66,74,80,88,123,127,137,140,143,150],"large":[29],"scale":[30],"manufacture":[31],"of":[32,69,90,122,139,149],"these":[33,40],"devices.":[34],"We":[35],"propose":[36,64],"helping":[37],"mitigate":[39],"by":[42,72],"repairing":[43],"with":[46,77],"programmable":[47],"logic":[48],"FPGAs":[50],"that":[51,103,111,148],"have":[52,114],"already":[53],"been":[54],"included":[55],"other":[60],"purposes.":[61],"Specifically,":[62],"we":[63,85,107],"bypassing":[65],"defective":[67,75,92,124,152],"portion":[68],"die":[71],"replacing":[73],"functionality":[76,78],"on":[79,87],"FPGA.":[81],"In":[82],"this":[83],"paper,":[84],"focus":[86],"replacement":[89],"selected":[91],"functional":[93],"units":[94,141],"an":[96],"out-of-order":[97],"microprocessor.":[98],"Our":[99],"simulation":[100],"results":[101],"show":[102],"not":[104],"only":[105],"can":[106,129],"salvage":[108],"device":[110],"would":[112],"otherwise":[113],"be":[116],"discarded,":[117],"creating":[119],"multiple":[120],"copies":[121],"partition":[125],"FPGA":[128,144],"allow":[130],"us":[131],"regain":[133],"performance":[134],"even":[135],"when":[136],"latency":[138],"is":[145],"longer":[146],"than":[147],"original":[151],"copy.":[153]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}