{"id":"https://openalex.org/W2093079048","doi":"https://doi.org/10.1109/dft.2013.6653592","title":"Evaluating CLB designs under multiple SETs in SRAM-based FPGAs","display_name":"Evaluating CLB designs under multiple SETs in SRAM-based FPGAs","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2093079048","doi":"https://doi.org/10.1109/dft.2013.6653592","mag":"2093079048"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2013.6653592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2013.6653592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035916982","display_name":"Arwa Ben Dhia","orcid":null},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arwa Ben Dhia","raw_affiliation_strings":["Institut TELECOM, TELECOM ParisTech, Paris, France","Inst. TELECOM, TELECOM ParisTech, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut TELECOM, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"Inst. TELECOM, TELECOM ParisTech, Paris, France#TAB#","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018022196","display_name":"L\u00edrida Naviner","orcid":"https://orcid.org/0000-0002-6320-4153"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lirida Naviner","raw_affiliation_strings":["Institut TELECOM, TELECOM ParisTech, Paris, France","Inst. TELECOM, TELECOM ParisTech, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut TELECOM, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"Inst. TELECOM, TELECOM ParisTech, Paris, France#TAB#","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062676433","display_name":"Philippe Matherat","orcid":null},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Matherat","raw_affiliation_strings":["Institut TELECOM, TELECOM ParisTech, Paris, France","Inst. TELECOM, TELECOM ParisTech, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut TELECOM, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"Inst. TELECOM, TELECOM ParisTech, Paris, France#TAB#","institution_ids":["https://openalex.org/I12356871"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63184586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809670925140381},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6569867134094238},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6564927101135254},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6151948571205139},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5848599076271057},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.531534731388092},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5187371373176575},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5095251202583313},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5052185654640198},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.49241316318511963},{"id":"https://openalex.org/keywords/nanoelectronics","display_name":"Nanoelectronics","score":0.4734758138656616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4716436266899109},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4631497263908386},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4576389789581299},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.4465373754501343},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3684350252151489},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2889057695865631},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19022655487060547},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16497722268104553},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14556610584259033}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809670925140381},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6569867134094238},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6564927101135254},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6151948571205139},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5848599076271057},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.531534731388092},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5187371373176575},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5095251202583313},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5052185654640198},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.49241316318511963},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.4734758138656616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4716436266899109},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4631497263908386},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4576389789581299},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.4465373754501343},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3684350252151489},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2889057695865631},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19022655487060547},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16497722268104553},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14556610584259033},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2013.6653592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2013.6653592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01062101v1","is_oa":false,"landing_page_url":"https://imt.hal.science/hal-01062101","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Symp. Defect and Fault Tolerance (DFT), Oct 2013, New-York City, United States. pp.112-117","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W164184898","https://openalex.org/W1975625139","https://openalex.org/W2004688003","https://openalex.org/W2011254247","https://openalex.org/W2031256311","https://openalex.org/W2048125104","https://openalex.org/W2051640730","https://openalex.org/W2057734842","https://openalex.org/W2068418208","https://openalex.org/W2088559447","https://openalex.org/W2096692505","https://openalex.org/W2105376593","https://openalex.org/W2108967709","https://openalex.org/W2125067114","https://openalex.org/W2134048947","https://openalex.org/W2136310569","https://openalex.org/W2143137068","https://openalex.org/W2153866173","https://openalex.org/W2154614244","https://openalex.org/W2160707899","https://openalex.org/W2167950192","https://openalex.org/W6663633567"],"related_works":["https://openalex.org/W4290647047","https://openalex.org/W1500230652","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W1030007664"],"abstract_inverted_index":{"Defects":[0],"as":[1,3],"well":[2],"soft":[4],"errors":[5],"are":[6,21,40],"a":[7,115],"growing":[8],"concern":[9],"in":[10,83,91],"micro":[11],"and":[12,96,98,103,124],"nanoelectronics.":[13],"Multiple":[14],"faults":[15],"induced":[16],"by":[17],"single":[18,52],"event":[19,53],"effects":[20],"expected":[22],"to":[23,50,58,114],"be":[24],"seen":[25],"more":[26],"often.":[27],"Thus,":[28],"reliability":[29,122],"has":[30],"become":[31],"an":[32],"important":[33],"design":[34,64,110],"criterion.":[35],"In":[36],"this":[37],"context,":[38],"we":[39,88],"concerned":[41],"about":[42],"the":[43,60,72,79,118,121,125],"susceptibility":[44],"of":[45,68,74,93],"SRAM-based":[46],"FPGA's":[47],"logic":[48],"blocks":[49],"multiple":[51],"transients.":[54],"Our":[55],"target":[56],"is":[57,111],"select":[59],"most":[61,107],"reliable":[62,108],"CLB":[63,81,109],"among":[65],"different":[66],"architectures":[67,82],"hardened":[69],"CLBs,":[70],"under":[71],"constraint":[73],"limited":[75],"overheads.":[76,105],"After":[77],"synthesizing":[78],"candidate":[80],"STM":[84],"65nm":[85],"CMOS":[86],"technology,":[87],"compare":[89],"them":[90],"terms":[92],"logical":[94],"masking":[95],"reliability,":[97],"evaluate":[99],"their":[100],"area,":[101],"time":[102],"power":[104],"The":[106],"selected":[112],"according":[113],"metric":[116],"expressing":[117],"tradeoff":[119],"between":[120],"gain":[123],"cost":[126],"penalties.":[127]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}