{"id":"https://openalex.org/W1966023676","doi":"https://doi.org/10.1109/dft.2012.6378226","title":"A mechanism to verify cache coherence transactions in multicore systems","display_name":"A mechanism to verify cache coherence transactions in multicore systems","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W1966023676","doi":"https://doi.org/10.1109/dft.2012.6378226","mag":"1966023676"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2012.6378226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103414058","display_name":"Rance Rodrigues","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rance Rodrigues","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055210733","display_name":"Israel Koren","orcid":"https://orcid.org/0000-0003-2741-7108"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Israel Koren","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054064879","display_name":"Sandip Kundu","orcid":"https://orcid.org/0000-0001-8221-3824"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Kundu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103414058"],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.04447979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"211","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8706687092781067},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.7690622806549072},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6824265718460083},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6271648406982422},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6085742712020874},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5847936868667603},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.5524722933769226},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5491020679473877},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5118376612663269},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.477825403213501},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41195663809776306},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.37022608518600464},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33904266357421875},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33674609661102295},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12988775968551636}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8706687092781067},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.7690622806549072},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6824265718460083},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6271648406982422},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6085742712020874},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5847936868667603},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5524722933769226},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5491020679473877},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5118376612663269},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.477825403213501},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41195663809776306},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.37022608518600464},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33904266357421875},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33674609661102295},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12988775968551636}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2012.6378226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W73121609","https://openalex.org/W1523595001","https://openalex.org/W1555915743","https://openalex.org/W1606722225","https://openalex.org/W1972055670","https://openalex.org/W2062171964","https://openalex.org/W2104086123","https://openalex.org/W2114621803","https://openalex.org/W2125169487","https://openalex.org/W2139752573","https://openalex.org/W2143187667","https://openalex.org/W2145021036","https://openalex.org/W2148985500","https://openalex.org/W2151845324","https://openalex.org/W2162351670","https://openalex.org/W2163947040","https://openalex.org/W2168188227","https://openalex.org/W2725179571","https://openalex.org/W4238549726","https://openalex.org/W4246310005","https://openalex.org/W6602996150","https://openalex.org/W6682107543"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2057019356","https://openalex.org/W2379215066","https://openalex.org/W2290179447","https://openalex.org/W1534332661","https://openalex.org/W2155112318","https://openalex.org/W2123859627","https://openalex.org/W3037522141","https://openalex.org/W2385754110","https://openalex.org/W4304166325"],"abstract_inverted_index":{"The":[0,19],"functional":[1],"correctness":[2,29,38],"of":[3,22,30,39,62,79,91,148,164,173,206],"shared":[4,143],"memory":[5],"applications":[6,24],"executing":[7],"on":[8,27],"multicores":[9],"and":[10,124,126,145,158,170],"multiprocessor":[11],"systems":[12],"is":[13,42,122,146],"supported":[14],"by":[15,159,213],"cache":[16,32,80,150,166,187],"coherence":[17,33,48,81,151,208],"protocols.":[18],"correct":[20],"operation":[21,174],"these":[23,40],"thus":[25],"depends":[26],"the":[28,31,37,55,110,117,137,142,149,161,165,171,181,207],"transactions.":[34],"However,":[35],"verifying":[36],"transactions":[41,82,157,209],"not":[43],"trivial":[44],"since":[45],"even":[46],"simple":[47,125],"protocols":[49],"have":[50],"multiple":[51],"states.":[52],"Transitions":[53],"among":[54],"states":[56],"can":[57,128,210],"fail":[58],"due":[59],"to":[60,109,131,141],"aging":[61],"devices":[63],"or":[64,177],"single":[65],"event":[66],"upsets.":[67],"In":[68],"this":[69],"paper":[70],"we":[71,95],"present":[72],"a":[73,113,195,203],"centralized":[74],"mechanism":[75],"for":[76,98,185],"online":[77],"verification":[78],"in":[83,107],"snoopy":[84],"bus":[85,144,156],"multicore":[86],"systems.":[87],"We":[88],"make":[89],"use":[90],"an":[92],"architecture":[93,105],"that":[94,121,186,202],"previously":[96],"proposed":[97],"opportunistic":[99],"Dual":[100],"Modular":[101],"Redundancy":[102],"(DMR).":[103],"This":[104],"includes,":[106],"addition":[108],"general-purpose":[111],"cores,":[112,136],"diminutive":[114],"core":[115],"called":[116],"Sentry":[118],"Core":[119],"(SC)":[120],"small":[123],"thus,":[127],"be":[129,132,211],"assumed":[130],"fault-free.":[133],"Like":[134],"other":[135],"SC":[138],"has":[139],"access":[140],"aware":[147],"protocol.":[152],"It":[153],"monitors":[154],"all":[155],"observing":[160],"current":[162],"state":[163,184],"line":[167],"being":[168],"addressed":[169],"type":[172],"(e.g.,":[175],"read":[176],"write)":[178],"it":[179],"knows":[180],"expected":[182,191],"next":[183],"line.":[188],"Deviation":[189],"from":[190],"behavior":[192],"will":[193],"indicate":[194],"possibe":[196],"error.":[197],"Our":[198],"preliminary":[199],"experiments":[200],"show":[201],"significant":[204],"fraction":[205],"verified":[212],"our":[214],"scheme.":[215]},"counts_by_year":[{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}