{"id":"https://openalex.org/W2011461238","doi":"https://doi.org/10.1109/dft.2012.6378202","title":"On the design of two single event tolerant slave latches for scan delay testing","display_name":"On the design of two single event tolerant slave latches for scan delay testing","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2011461238","doi":"https://doi.org/10.1109/dft.2012.6378202","mag":"2011461238"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2012.6378202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071887849","display_name":"Yang Lu","orcid":"https://orcid.org/0000-0002-2179-9443"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yang Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Department of Electrical & Computer Engineering, Northeastern University, 360 Huntington Avenue, Boston, MA 02115, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Northeastern University, 360 Huntington Avenue, Boston, MA 02115, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fabrizio Lombardi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Department of Electrical & Computer Engineering, Northeastern University, 360 Huntington Avenue, Boston, MA 02115, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Northeastern University, 360 Huntington Avenue, Boston, MA 02115, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133 Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133 Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133 Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133 Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071887849"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.4985,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67980059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6381731033325195},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6305927038192749},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.6095407009124756},{"id":"https://openalex.org/keywords/master/slave","display_name":"Master/slave","score":0.5796471834182739},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5690216422080994},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5441400408744812},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.49666672945022583},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.469448059797287},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43491077423095703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3845031261444092},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3443795144557953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29294896125793457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24690428376197815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17337551712989807},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.15863558650016785},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10067033767700195}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6381731033325195},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6305927038192749},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.6095407009124756},{"id":"https://openalex.org/C20454292","wikidata":"https://www.wikidata.org/wiki/Q735523","display_name":"Master/slave","level":2,"score":0.5796471834182739},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5690216422080994},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5441400408744812},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49666672945022583},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.469448059797287},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43491077423095703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3845031261444092},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3443795144557953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29294896125793457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24690428376197815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17337551712989807},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.15863558650016785},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10067033767700195},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/dft.2012.6378202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2012.6378202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.352.8944","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.352.8944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dftgroup.uniroma2.it/data/media/dft12a.pdf","raw_type":"text"},{"id":"pmh:oai:art.torvergata.it:2108/94447","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/94447","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma1.it:11573/1523248","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1523248","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/96723813-189c-48a3-93f0-703bb577ed92","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=84872348507&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lu , Y , Lombardi , F , Pontarelli , S & Ottavi , M 2012 , On the design of two single event tolerant slave latches for scan delay testing . in Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems . , 6378202 , pp. 67-72 , 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2012 , Austin, TX , United Kingdom , 3/10/12 . https://doi.org/10.1109/DFT.2012.6378202","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/96723813-189c-48a3-93f0-703bb577ed92","is_oa":false,"landing_page_url":"https://hdl.handle.net/1983/96723813-189c-48a3-93f0-703bb577ed92","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lu, Y, Lombardi, F, Pontarelli, S & Ottavi, M 2012, On the design of two single event tolerant slave latches for scan delay testing. in Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems., 6378202, pp. 67-72. https://doi.org/10.1109/DFT.2012.6378202","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1601909182","https://openalex.org/W1839585031","https://openalex.org/W2050431855","https://openalex.org/W2083664225","https://openalex.org/W2096294684","https://openalex.org/W2114231107","https://openalex.org/W2116900507","https://openalex.org/W2123424800","https://openalex.org/W2134239437","https://openalex.org/W2134545178","https://openalex.org/W2135350810","https://openalex.org/W2143137068","https://openalex.org/W2144345196","https://openalex.org/W2153385792","https://openalex.org/W2157024459","https://openalex.org/W2161033118","https://openalex.org/W2213956287","https://openalex.org/W2567458453","https://openalex.org/W2898577524","https://openalex.org/W3103339143","https://openalex.org/W6680224066"],"related_works":["https://openalex.org/W1872078991","https://openalex.org/W2349555365","https://openalex.org/W2105679849","https://openalex.org/W4200181733","https://openalex.org/W2954273405","https://openalex.org/W2060794693","https://openalex.org/W2363634100","https://openalex.org/W2155294410","https://openalex.org/W2120898945","https://openalex.org/W2393963439"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"two":[3,23],"new":[4],"slave":[5,25,93],"latches":[6,26,94],"for":[7],"improving":[8],"the":[9,32,36,43,78,83,91,100],"Single":[10],"Event":[11],"Upset":[12],"(SEU)":[13],"tolerance":[14],"of":[15,35,102],"a":[16,52,103,107],"flipflop":[17],"in":[18,42,82,99],"scan":[19],"delay":[20,62],"testing.":[21],"The":[22,46],"proposed":[24,92],"utilize":[27],"additional":[28],"circuitry":[29],"to":[30,39,77],"increase":[31],"critical":[33,57],"charge":[34,58],"flip-flop":[37],"compared":[38,76],"designs":[40],"found":[41,81],"technical":[44,84],"literature.":[45,85],"first":[47],"(second)":[48],"latch":[49],"design":[50,80],"achieves":[51],"5.6":[53],"(2.4)":[54],"times":[55],"larger":[56],"with":[59,106],"11%":[60],"(4%)":[61],"and":[63],"16":[64],"%":[65],"(9%)":[66],"power":[67],"consumption":[68],"overhead":[69],"at":[70],"32":[71],"nm":[72],"feature":[73],"size":[74],"as":[75],"best":[79],"Moreover,":[86],"it":[87],"is":[88],"shown":[89],"that":[90],"have":[95],"also":[96],"superior":[97],"performance":[98],"presence":[101],"single":[104],"event":[105],"multiple":[108],"node":[109],"upset.":[110]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-16T09:10:04.655348","created_date":"2025-10-10T00:00:00"}