{"id":"https://openalex.org/W7161716430","doi":"https://doi.org/10.1109/ddecs69233.2026.11521005","title":"Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing","display_name":"Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing","publication_year":2026,"publication_date":"2026-04-27","ids":{"openalex":"https://openalex.org/W7161716430","doi":"https://doi.org/10.1109/ddecs69233.2026.11521005"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs69233.2026.11521005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs69233.2026.11521005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055963135","display_name":"Saeideh Nabipour","orcid":"https://orcid.org/0000-0002-3622-1513"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saeideh Nabipour","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH,Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136497841","display_name":"Chandan Kumar Jha","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chandan Kumar Jha","raw_affiliation_strings":["Institute of Computer Science, University of Bremen,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen,Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069467241","display_name":"Saeideh Shirinzadeh","orcid":"https://orcid.org/0000-0002-8824-1428"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saeideh Shirinzadeh","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH,Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5136480682","display_name":"Rolf Drechsler","orcid":null},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH,Germany","institution_ids":["https://openalex.org/I33256026"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.50220834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.5115000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.5115000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.2289000004529953,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.04769999906420708,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.642300009727478},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45329999923706055},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3091000020503998},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.298799991607666},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.28690001368522644}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.642300009727478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5508000254631042},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45329999923706055},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.41350001096725464},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41110000014305115},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33970001339912415},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3091000020503998},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.298799991607666},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.28690001368522644},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.26170000433921814},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25999999046325684},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25760000944137573},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.25690001249313354}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs69233.2026.11521005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs69233.2026.11521005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/518922","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/518922","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6435549855232239,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G6247001270","display_name":null,"funder_award_id":"DR 287/35-1,DR 287/35-2,SH 1917/1-2","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W2020217519","https://openalex.org/W2025674646","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2407339173","https://openalex.org/W2518870586","https://openalex.org/W2559460803","https://openalex.org/W2626986277","https://openalex.org/W2804278822","https://openalex.org/W2916566087","https://openalex.org/W2966470162","https://openalex.org/W3196589408","https://openalex.org/W4310732148","https://openalex.org/W4393613720","https://openalex.org/W4411292512","https://openalex.org/W4411409525"],"related_works":[],"abstract_inverted_index":{"Approximate":[0],"computing":[1],"improves":[2],"performance":[3],"and":[4,26,61,101,122,130,143,155],"energy":[5],"efficiency":[6],"for":[7,21,58,153],"error-tolerant":[8],"applications":[9],"such":[10],"as":[11],"machine":[12],"learning.":[13],"Prior":[14],"work":[15,54],"has":[16],"proposed":[17],"approximate":[18,63,90],"adder":[19],"libraries":[20],"memristive":[22,73],"crossbars":[23,75],"using":[24,69,125],"IMPLY":[25],"MAGIC":[27,70,105],"stateful":[28],"logic,":[29],"primarily":[30],"focusing":[31],"on":[32],"area":[33],"optimization":[34],"or":[35],"fixed":[36],"crossbar":[37,48,79,106],"mappings.":[38],"However,":[39],"the":[40,108,147],"impact":[41],"of":[42,118,149],"functional":[43,123],"approximation":[44,144],"under":[45,76],"fully":[46,77],"parallel":[47,78],"execution":[49],"remains":[50],"largely":[51],"unexplored.":[52],"This":[53],"presents":[55],"a":[56,83,104],"framework":[57],"generating,":[59],"mapping,":[60],"evaluating":[62],"Ripple":[64],"Carry":[65],"Adders":[66],"(RCAs)":[67],"implemented":[68],"logic":[71,100],"in":[72,116],"ReRAM":[74],"execution.":[80],"We":[81],"explore":[82],"large":[84],"design":[85,95],"space":[86],"by":[87],"generating":[88],"458,752":[89],"8-bit":[91],"RCA":[92],"variants.":[93],"Each":[94],"is":[96],"synthesized":[97],"into":[98],"NOR/NOT":[99],"mapped":[102],"onto":[103],"at":[107],"micro-operation":[109],"level.":[110],"The":[111],"resulting":[112],"implementations":[113],"are":[114],"evaluated":[115],"terms":[117],"latency,":[119,141],"memristor":[120],"count,":[121],"accuracy":[124],"Mean":[126,131],"Squared":[127],"Error":[128,133],"(MSE)":[129],"Absolute":[132],"(MAE).":[134],"Pareto-optimal":[135],"designs":[136],"reveal":[137],"key":[138],"trade-offs":[139],"between":[140],"area,":[142],"error,":[145],"highlighting":[146],"potential":[148],"MAGIC-based":[150],"in-memory":[151],"arithmetic":[152],"low-latency":[154],"energy-efficient":[156],"computing.":[157]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-05-20T00:00:00"}