{"id":"https://openalex.org/W7161727550","doi":"https://doi.org/10.1109/ddecs69233.2026.11520975","title":"A Model-Driven Approach to Variable-Frequency Clock Synthesis for PSN-Resilient IC Wake-Up","display_name":"A Model-Driven Approach to Variable-Frequency Clock Synthesis for PSN-Resilient IC Wake-Up","publication_year":2026,"publication_date":"2026-04-27","ids":{"openalex":"https://openalex.org/W7161727550","doi":"https://doi.org/10.1109/ddecs69233.2026.11520975"},"language":null,"primary_location":{"id":"doi:10.1109/ddecs69233.2026.11520975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs69233.2026.11520975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5136463338","display_name":"Vipin K Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vipin K Singh","raw_affiliation_strings":["NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113","institution_ids":["https://openalex.org/I57496824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082215420","display_name":"Vijay Pratap Yadav","orcid":"https://orcid.org/0000-0003-4827-6412"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vijay P Yadav","raw_affiliation_strings":["NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113","institution_ids":["https://openalex.org/I57496824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024524906","display_name":"Vassilis Alimisis","orcid":"https://orcid.org/0000-0002-2090-1493"},"institutions":[{"id":"https://openalex.org/I4210156054","display_name":"Athena Research and Innovation Center In Information Communication & Knowledge Technologies","ror":"https://ror.org/0576by029","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210156054"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Alimisis","raw_affiliation_strings":["Archimedes, Athena Research Center,Marousi,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Archimedes, Athena Research Center,Marousi,Greece","institution_ids":["https://openalex.org/I4210156054"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071325283","display_name":"PaulP . Sotiriadis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156054","display_name":"Athena Research and Innovation Center In Information Communication & Knowledge Technologies","ror":"https://ror.org/0576by029","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210156054"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paul P. Sotiriadis","raw_affiliation_strings":["Archimedes, Athena Research Center,Marousi,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Archimedes, Athena Research Center,Marousi,Greece","institution_ids":["https://openalex.org/I4210156054"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035011305","display_name":"Shubhankar Majumdar","orcid":"https://orcid.org/0000-0002-3703-4904"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shubhankar Majumdar","raw_affiliation_strings":["NIT Meghalaya,Department of ECE,Sohra,India,793108"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIT Meghalaya,Department of ECE,Sohra,India,793108","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009067589","display_name":"Alak Majumder","orcid":"https://orcid.org/0000-0003-4775-8591"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alak Majumder","raw_affiliation_strings":["NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113","institution_ids":["https://openalex.org/I57496824"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.55612012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5942999720573425,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5942999720573425,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.1729000061750412,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.04259999841451645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.27570000290870667},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27149999141693115},{"id":"https://openalex.org/keywords/sync","display_name":"sync","score":0.2653000056743622},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.24580000340938568},{"id":"https://openalex.org/keywords/interchangeability","display_name":"Interchangeability","score":0.23589999973773956}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5424000024795532},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.27570000290870667},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27149999141693115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2703000009059906},{"id":"https://openalex.org/C3913047","wikidata":"https://www.wikidata.org/wiki/Q1956265","display_name":"sync","level":3,"score":0.2653000056743622},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25380000472068787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2475000023841858},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.24580000340938568},{"id":"https://openalex.org/C2779606619","wikidata":"https://www.wikidata.org/wiki/Q17092524","display_name":"Interchangeability","level":2,"score":0.23589999973773956},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2305999994277954}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs69233.2026.11520975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs69233.2026.11520975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6223837733268738,"display_name":"Climate action","id":"https://metadata.un.org/sdg/13"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2108185796","https://openalex.org/W2131722625","https://openalex.org/W2414296714","https://openalex.org/W2482450555","https://openalex.org/W2497661072","https://openalex.org/W2600342741","https://openalex.org/W2913630574","https://openalex.org/W2913697086","https://openalex.org/W2970582826","https://openalex.org/W3135920459","https://openalex.org/W3184607818","https://openalex.org/W4241311691","https://openalex.org/W4293811898","https://openalex.org/W4311235966","https://openalex.org/W4412604665"],"related_works":[],"abstract_inverted_index":{"Although":[0],"wake-up":[1,36,125,142],"power-supply":[2],"noise":[3],"(PSN)":[4],"leaves":[5],"a":[6,31,40,61,83,138],"more":[7],"profound":[8],"mark":[9],"on":[10,79],"IC":[11,146],"performance":[12],"than":[13],"run-time":[14],"PSN,":[15],"it":[16],"has":[17],"received":[18],"little":[19],"attention":[20],"in":[21,71,124],"contemporary":[22],"studies.":[23],"This":[24],"article":[25],"addresses":[26],"this":[27,57],"gap":[28],"by":[29],"presenting":[30],"comprehensive":[32],"mathematical":[33],"model":[34,112],"of":[35,63,85,116],"PSN":[37,126,143],"and":[38,93,102,127,130,144],"introducing":[39],"novel":[41],"strategy":[42],"to":[43,59,140],"temporally":[44],"spread":[45],"its":[46,89],"impact":[47],"via":[48],"frequency":[49],"modulation":[50],"during":[51],"the":[52,114,117],"IC's":[53],"sleep-to-active":[54],"transition.":[55],"Bringing":[56],"concept":[58],"reality,":[60],"framework":[62],"Sweeping":[64],"Variable-Frequency":[65],"Clock":[66],"(SVFC)":[67],"synthesis":[68],"was":[69],"realized":[70],"SCL":[72],"180":[73],"nm":[74],"CMOS.":[75],"Rigorous":[76],"postlayout":[77],"simulations":[78],"Cadence":[80],"Virtuoso":[81],"at":[82],"supply":[84],"1.8":[86],"Volt":[87],"reveal":[88],"finesse-achieving":[90],"sub-10ps":[91],"jitter":[92],"nearly":[94],"50%":[95],"consistent":[96],"pulse":[97],"width":[98],"across":[99,133],"all":[100,103],"frequencies":[101],"process":[104],"corners.":[105],"Finally,":[106],"benchmark":[107],"analyses":[108],"under":[109,135],"DIP-40":[110],"package":[111],"substantiate":[113],"effectiveness":[115],"approach":[118],"with":[119],"an":[120],"average":[121],"63.6%":[122],"improvement":[123],"65.7%":[128],"current":[129],"power":[131],"savings":[132],"circuits":[134],"test,":[136],"demonstrating":[137],"pathway":[139],"mitigate":[141],"enhance":[145],"reliability.":[147]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2026-05-20T00:00:00"}