{"id":"https://openalex.org/W7161731011","doi":"https://doi.org/10.1109/ddecs69233.2026.11520974","title":"On-Chip Sensor with Programmable Delay Logic to Monitor Memory Aging Evolution","display_name":"On-Chip Sensor with Programmable Delay Logic to Monitor Memory Aging Evolution","publication_year":2026,"publication_date":"2026-04-27","ids":{"openalex":"https://openalex.org/W7161731011","doi":"https://doi.org/10.1109/ddecs69233.2026.11520974"},"language":null,"primary_location":{"id":"doi:10.1109/ddecs69233.2026.11520974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs69233.2026.11520974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5123304614","display_name":"Fabian Vargas","orcid":null},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Leibniz Institute for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fabian Vargas","raw_affiliation_strings":["IHP, Leibniz-Institut für innovative Mikroelektronik,Frankfurt Oder,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP, Leibniz-Institut für innovative Mikroelektronik,Frankfurt Oder,Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111280642","display_name":"V. G. Galstyan","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Vache Galstyan","raw_affiliation_strings":["HAT, TPG Synopsys,Yerevan,Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HAT, TPG Synopsys,Yerevan,Armenia","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041707514","display_name":"G. Harutyunyan","orcid":"https://orcid.org/0000-0002-9709-8336"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gurgen Harutyunyan","raw_affiliation_strings":["HAT, TPG Synopsys,Yerevan,Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HAT, TPG Synopsys,Yerevan,Armenia","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5136224269","display_name":"Yervant Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yervant Zorian","raw_affiliation_strings":["HAT, TPG Synopsys,Sunnyvale,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HAT, TPG Synopsys,Sunnyvale,USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.50354673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.27489998936653137,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.27489998936653137,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.09459999948740005,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.07680000364780426,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3149000108242035},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2777999937534332},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.272599995136261},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.24770000576972961}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5961999893188477},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34459999203681946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3278000056743622},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3149000108242035},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2777999937534332},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.272599995136261},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26030001044273376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2556000053882599},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.24770000576972961},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24420000612735748}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs69233.2026.11520974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs69233.2026.11520974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7206469178199768}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1970133553","https://openalex.org/W1977755957","https://openalex.org/W2009080282","https://openalex.org/W2026623766","https://openalex.org/W2027252492","https://openalex.org/W2035025053","https://openalex.org/W2060104127","https://openalex.org/W2089891733","https://openalex.org/W2094981849","https://openalex.org/W2095953597","https://openalex.org/W2137509664","https://openalex.org/W2170058139","https://openalex.org/W2586765845","https://openalex.org/W2588049097","https://openalex.org/W2943954736","https://openalex.org/W2981766591","https://openalex.org/W3095711704","https://openalex.org/W4205241679","https://openalex.org/W4379115664","https://openalex.org/W4390693331","https://openalex.org/W4399108471","https://openalex.org/W4401329667"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-05-20T00:00:00"}