{"id":"https://openalex.org/W4410583167","doi":"https://doi.org/10.1109/ddecs63720.2025.11006791","title":"Bridging Quantization and Deployment: A Fixed-Point Workflow for FPGA Accelerators","display_name":"Bridging Quantization and Deployment: A Fixed-Point Workflow for FPGA Accelerators","publication_year":2025,"publication_date":"2025-05-05","ids":{"openalex":"https://openalex.org/W4410583167","doi":"https://doi.org/10.1109/ddecs63720.2025.11006791"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs63720.2025.11006791","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs63720.2025.11006791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5117630191","display_name":"Obed M. Mogaka","orcid":null},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Obed M. Mogaka","raw_affiliation_strings":["Mälardalen University,DeepHERO lab,Sweden"],"affiliations":[{"raw_affiliation_string":"Mälardalen University,DeepHERO lab,Sweden","institution_ids":["https://openalex.org/I82509713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029097575","display_name":"H\u00e5kan Forsberg","orcid":"https://orcid.org/0000-0002-0933-6059"},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"H\u00e5kan Forsberg","raw_affiliation_strings":["Mälardalen University,DeepHERO lab,Sweden"],"affiliations":[{"raw_affiliation_string":"Mälardalen University,DeepHERO lab,Sweden","institution_ids":["https://openalex.org/I82509713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063193249","display_name":"Masoud Daneshtalab","orcid":"https://orcid.org/0000-0001-6289-1521"},"institutions":[{"id":"https://openalex.org/I82509713","display_name":"M\u00e4lardalen University","ror":"https://ror.org/033vfbz75","country_code":"SE","type":"education","lineage":["https://openalex.org/I82509713"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Masoud Daneshtalab","raw_affiliation_strings":["Mälardalen University,DeepHERO lab,Sweden"],"affiliations":[{"raw_affiliation_string":"Mälardalen University,DeepHERO lab,Sweden","institution_ids":["https://openalex.org/I82509713"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5117630191"],"corresponding_institution_ids":["https://openalex.org/I82509713"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12035643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.8155988454818726},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7600412368774414},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.6709450483322144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6391993165016174},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6311097145080566},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5927391052246094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29624295234680176},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.17876455187797546},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.14138323068618774},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12392765283584595},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10513558983802795}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.8155988454818726},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7600412368774414},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.6709450483322144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6391993165016174},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6311097145080566},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5927391052246094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29624295234680176},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.17876455187797546},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.14138323068618774},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12392765283584595},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10513558983802795}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs63720.2025.11006791","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs63720.2025.11006791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2108598243","https://openalex.org/W2194775991","https://openalex.org/W2785456876","https://openalex.org/W2963122961","https://openalex.org/W4221038325","https://openalex.org/W6637373629","https://openalex.org/W6690026940","https://openalex.org/W6748224102","https://openalex.org/W6760069825","https://openalex.org/W6767597771","https://openalex.org/W6787972765","https://openalex.org/W6810045202","https://openalex.org/W6861573725"],"related_works":["https://openalex.org/W2770234245","https://openalex.org/W96612179","https://openalex.org/W4408719353","https://openalex.org/W4229499248","https://openalex.org/W4388870064","https://openalex.org/W2566006169","https://openalex.org/W2210139803","https://openalex.org/W1567818861","https://openalex.org/W4235186151","https://openalex.org/W2987774938"],"abstract_inverted_index":{"Deploying":[0],"deep":[1],"learning":[2],"models":[3,53,69],"on":[4,60],"resource-constrained":[5],"hardware":[6,41,98],"like":[7],"Field-Programmable":[8],"Gate":[9],"Arrays":[10],"(FPGAs)":[11],"remains":[12],"challenging":[13],"despite":[14],"advancements":[15],"in":[16,78],"quantization":[17,36,96,104],"techniques,":[18],"which":[19],"often":[20,92],"fail":[21],"to":[22,25,46,75,87],"map":[23],"optimally":[24],"target":[26],"hardware.":[27],"This":[28,50,83],"study":[29],"proposes":[30],"an":[31],"end-to-end":[32],"workflow":[33],"for":[34,56,111],"fixed-point":[35],"targeting":[37],"FPGA":[38],"accelerators,":[39],"integrating":[40],"emulation":[42],"within":[43],"quantization-aware":[44],"training":[45],"bridge":[47],"software-hardware":[48],"co-design.":[49],"ensures":[51],"quantized":[52],"are":[54],"optimized":[55],"real-world":[57],"deployment.":[58,99],"Evaluations":[59],"CIFAR-10":[61],"and":[62,67,97,105],"ImageNet":[63],"datasets":[64],"using":[65],"ResNet":[66],"VGG":[68],"show":[70],"competitive":[71],"performance,":[72],"with":[73],"up":[74],"2%":[76],"improvement":[77],"accuracy":[79],"over":[80],"state-of-the-art":[81],"methods.":[82],"work":[84],"provides":[85],"insights":[86],"resolve":[88],"the":[89],"discrepancies":[90],"that":[91],"occur":[93],"between":[94],"software-based":[95],"Our":[100],"methodology":[101],"effectively":[102],"bridges":[103],"deployment,":[106],"providing":[107],"a":[108],"practical":[109],"solution":[110],"edge":[112],"device":[113],"applications.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}